Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_env_0.1/keymgr_env_cov.sv



Summary for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 37 0 37 100.00


Variables for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
reseed_interval_cp 37 0 37 100.00 100 1 1 0


Summary for Variable reseed_interval_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 37 0 37 100.00


User Defined Bins for reseed_interval_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
large_values[0] 1717 1 T2 2 T3 1 T4 1
large_values[1] 14 1 T28 1 T398 1 T399 1
large_values[2] 22 1 T39 1 T66 1 T282 1
large_values[3] 14 1 T323 1 T8 1 T400 1
large_values[4] 18 1 T247 1 T108 1 T63 1
large_values[5] 15 1 T4 1 T113 1 T361 1
large_values[6] 10 1 T23 1 T401 1 T81 1
large_values[7] 16 1 T220 1 T136 1 T155 1
large_values[8] 14 1 T52 1 T80 1 T155 1
large_values[9] 15 1 T41 1 T136 1 T402 1
large_values[10] 12 1 T120 1 T80 1 T356 1
large_values[11] 17 1 T66 1 T71 1 T53 1
large_values[12] 12 1 T66 1 T347 1 T96 1
large_values[13] 16 1 T106 1 T66 1 T6 1
large_values[14] 13 1 T20 1 T308 1 T253 1
large_values[15] 24 1 T39 1 T19 1 T71 1
large_values[16] 19 1 T99 1 T135 1 T53 1
large_values[17] 12 1 T65 1 T403 1 T136 2
large_values[18] 13 1 T65 1 T221 1 T43 1
large_values[19] 13 1 T50 1 T31 1 T267 1
large_values[20] 20 1 T39 1 T98 1 T7 1
large_values[21] 13 1 T26 1 T64 1 T62 1
large_values[22] 9 1 T39 1 T64 1 T107 1
large_values[23] 12 1 T66 1 T213 1 T226 1
large_values[24] 19 1 T148 1 T338 1 T137 1
large_values[25] 20 1 T150 1 T218 1 T118 1
large_values[26] 17 1 T117 1 T121 1 T252 1
large_values[27] 21 1 T113 1 T71 1 T80 1
large_values[28] 10 1 T70 1 T64 1 T404 1
large_values[29] 11 1 T202 1 T305 1 T405 1
large_values[30] 14 1 T65 1 T217 1 T64 1
large_values[31] 9 1 T71 1 T262 1 T406 1
small_values[0] 66 1 T16 1 T212 1 T71 1
small_values[1] 104 1 T39 1 T42 1 T66 2
small_values[2] 80 1 T28 1 T145 1 T40 1
small_values[3] 81 1 T3 1 T38 1 T146 1
small_values[4] 94 1 T100 1 T51 1 T152 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%