dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4532 1 T1 2 T3 4 T4 2
auto[1] 2248 1 T3 2 T4 2 T15 4



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 212 1 T16 2 T24 2 T25 2
auto[134217728:268435455] 194 1 T4 2 T47 2 T25 2
auto[268435456:402653183] 192 1 T49 2 T24 2 T25 4
auto[402653184:536870911] 202 1 T12 2 T77 2 T49 2
auto[536870912:671088639] 220 1 T77 2 T68 2 T24 6
auto[671088640:805306367] 226 1 T24 8 T25 4 T130 2
auto[805306368:939524095] 242 1 T11 2 T23 2 T24 4
auto[939524096:1073741823] 202 1 T12 2 T47 2 T24 2
auto[1073741824:1207959551] 202 1 T29 2 T24 2 T25 4
auto[1207959552:1342177279] 206 1 T24 2 T38 4 T25 6
auto[1342177280:1476395007] 158 1 T77 2 T24 2 T25 10
auto[1476395008:1610612735] 212 1 T14 2 T23 2 T24 2
auto[1610612736:1744830463] 204 1 T25 6 T64 2 T5 6
auto[1744830464:1879048191] 216 1 T47 2 T25 2 T96 2
auto[1879048192:2013265919] 218 1 T49 2 T23 2 T24 6
auto[2013265920:2147483647] 200 1 T24 2 T38 2 T25 2
auto[2147483648:2281701375] 212 1 T14 2 T49 2 T24 2
auto[2281701376:2415919103] 250 1 T14 2 T49 2 T68 4
auto[2415919104:2550136831] 238 1 T3 4 T68 2 T24 10
auto[2550136832:2684354559] 220 1 T24 10 T25 2 T78 2
auto[2684354560:2818572287] 216 1 T4 2 T12 2 T68 2
auto[2818572288:2952790015] 236 1 T15 2 T24 2 T25 6
auto[2952790016:3087007743] 218 1 T24 2 T25 2 T64 2
auto[3087007744:3221225471] 190 1 T49 2 T25 4 T78 2
auto[3221225472:3355443199] 198 1 T68 2 T24 2 T25 2
auto[3355443200:3489660927] 208 1 T47 2 T68 2 T24 4
auto[3489660928:3623878655] 230 1 T24 4 T25 4 T78 2
auto[3623878656:3758096383] 212 1 T3 2 T23 2 T24 2
auto[3758096384:3892314111] 212 1 T1 2 T11 2 T38 2
auto[3892314112:4026531839] 214 1 T23 2 T24 2 T25 14
auto[4026531840:4160749567] 188 1 T24 8 T25 4 T130 2
auto[4160749568:4294967295] 232 1 T15 2 T47 2 T24 4



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 128 1 T78 2 T5 4 T104 2
auto[0:134217727] auto[1] 84 1 T16 2 T24 2 T25 2
auto[134217728:268435455] auto[0] 134 1 T47 2 T223 4 T5 4
auto[134217728:268435455] auto[1] 60 1 T4 2 T25 2 T179 2
auto[268435456:402653183] auto[0] 128 1 T49 2 T25 2 T96 4
auto[268435456:402653183] auto[1] 64 1 T24 2 T25 2 T64 2
auto[402653184:536870911] auto[0] 134 1 T12 2 T77 2 T26 2
auto[402653184:536870911] auto[1] 68 1 T49 2 T76 2 T104 2
auto[536870912:671088639] auto[0] 126 1 T77 2 T68 2 T24 4
auto[536870912:671088639] auto[1] 94 1 T24 2 T79 4 T127 2
auto[671088640:805306367] auto[0] 166 1 T24 6 T25 4 T130 2
auto[671088640:805306367] auto[1] 60 1 T24 2 T99 2 T5 2
auto[805306368:939524095] auto[0] 164 1 T11 2 T23 2 T24 4
auto[805306368:939524095] auto[1] 78 1 T25 2 T246 2 T132 2
auto[939524096:1073741823] auto[0] 150 1 T12 2 T25 4 T69 4
auto[939524096:1073741823] auto[1] 52 1 T47 2 T24 2 T78 2
auto[1073741824:1207959551] auto[0] 150 1 T24 2 T25 4 T5 4
auto[1073741824:1207959551] auto[1] 52 1 T29 2 T64 2 T99 2
auto[1207959552:1342177279] auto[0] 144 1 T25 4 T50 2 T127 2
auto[1207959552:1342177279] auto[1] 62 1 T24 2 T38 4 T25 2
auto[1342177280:1476395007] auto[0] 110 1 T24 2 T25 6 T130 2
auto[1342177280:1476395007] auto[1] 48 1 T77 2 T25 4 T103 2
auto[1476395008:1610612735] auto[0] 150 1 T14 2 T23 2 T24 2
auto[1476395008:1610612735] auto[1] 62 1 T83 2 T246 2 T132 2
auto[1610612736:1744830463] auto[0] 150 1 T25 4 T64 2 T5 4
auto[1610612736:1744830463] auto[1] 54 1 T25 2 T5 2 T69 2
auto[1744830464:1879048191] auto[0] 142 1 T47 2 T100 2 T5 6
auto[1744830464:1879048191] auto[1] 74 1 T25 2 T96 2 T78 2
auto[1879048192:2013265919] auto[0] 134 1 T49 2 T23 2 T24 2
auto[1879048192:2013265919] auto[1] 84 1 T24 4 T104 2 T219 2
auto[2013265920:2147483647] auto[0] 132 1 T38 2 T25 2 T39 2
auto[2013265920:2147483647] auto[1] 68 1 T24 2 T51 2 T83 2
auto[2147483648:2281701375] auto[0] 140 1 T14 2 T24 2 T100 2
auto[2147483648:2281701375] auto[1] 72 1 T49 2 T38 2 T69 2
auto[2281701376:2415919103] auto[0] 170 1 T14 2 T49 2 T68 4
auto[2281701376:2415919103] auto[1] 80 1 T179 2 T64 2 T5 2
auto[2415919104:2550136831] auto[0] 166 1 T3 4 T68 2 T24 6
auto[2415919104:2550136831] auto[1] 72 1 T24 4 T64 2 T264 2
auto[2550136832:2684354559] auto[0] 146 1 T24 6 T25 2 T5 8
auto[2550136832:2684354559] auto[1] 74 1 T24 4 T78 2 T103 2
auto[2684354560:2818572287] auto[0] 136 1 T4 2 T12 2 T68 2
auto[2684354560:2818572287] auto[1] 80 1 T24 2 T25 2 T79 2
auto[2818572288:2952790015] auto[0] 150 1 T24 2 T25 4 T26 2
auto[2818572288:2952790015] auto[1] 86 1 T15 2 T25 2 T39 2
auto[2952790016:3087007743] auto[0] 138 1 T98 2 T103 2 T188 4
auto[2952790016:3087007743] auto[1] 80 1 T24 2 T25 2 T64 2
auto[3087007744:3221225471] auto[0] 138 1 T49 2 T25 2 T97 2
auto[3087007744:3221225471] auto[1] 52 1 T25 2 T78 2 T70 4
auto[3221225472:3355443199] auto[0] 126 1 T68 2 T24 2 T25 2
auto[3221225472:3355443199] auto[1] 72 1 T78 2 T69 2 T91 2
auto[3355443200:3489660927] auto[0] 148 1 T47 2 T68 2 T24 4
auto[3355443200:3489660927] auto[1] 60 1 T64 2 T99 2 T70 2
auto[3489660928:3623878655] auto[0] 142 1 T25 2 T20 2 T5 2
auto[3489660928:3623878655] auto[1] 88 1 T24 4 T25 2 T78 2
auto[3623878656:3758096383] auto[0] 134 1 T23 2 T24 2 T25 4
auto[3623878656:3758096383] auto[1] 78 1 T3 2 T130 2 T64 2
auto[3758096384:3892314111] auto[0] 138 1 T1 2 T11 2 T25 2
auto[3758096384:3892314111] auto[1] 74 1 T38 2 T25 4 T20 2
auto[3892314112:4026531839] auto[0] 140 1 T23 2 T25 12 T83 2
auto[3892314112:4026531839] auto[1] 74 1 T24 2 T25 2 T69 2
auto[4026531840:4160749567] auto[0] 114 1 T24 6 T25 4 T20 2
auto[4026531840:4160749567] auto[1] 74 1 T24 2 T130 2 T79 2
auto[4160749568:4294967295] auto[0] 164 1 T47 2 T24 4 T25 4
auto[4160749568:4294967295] auto[1] 68 1 T15 2 T38 2 T25 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%