Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_env_0.1/keymgr_env_cov.sv



Summary for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 37 0 37 100.00


Variables for Group keymgr_env_pkg::keymgr_env_cov::reseed_interval_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
reseed_interval_cp 37 0 37 100.00 100 1 1 0


Summary for Variable reseed_interval_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 37 0 37 100.00


User Defined Bins for reseed_interval_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
large_values[0] 1816 1 T1 2 T2 2 T3 1
large_values[1] 20 1 T183 1 T177 1 T398 1
large_values[2] 25 1 T74 1 T399 1 T400 1
large_values[3] 10 1 T124 1 T79 1 T226 1
large_values[4] 16 1 T74 1 T76 1 T124 1
large_values[5] 17 1 T401 1 T309 1 T372 1
large_values[6] 12 1 T4 1 T12 1 T36 1
large_values[7] 16 1 T4 1 T5 1 T402 1
large_values[8] 18 1 T56 1 T141 1 T257 1
large_values[9] 13 1 T30 1 T57 1 T53 1
large_values[10] 16 1 T11 1 T126 1 T284 1
large_values[11] 14 1 T5 1 T109 1 T174 1
large_values[12] 9 1 T170 1 T403 1 T221 1
large_values[13] 18 1 T191 1 T312 1 T404 1
large_values[14] 9 1 T178 1 T405 1 T406 1
large_values[15] 16 1 T6 1 T124 1 T119 1
large_values[16] 16 1 T284 1 T222 1 T407 1
large_values[17] 9 1 T284 1 T120 1 T269 1
large_values[18] 13 1 T5 1 T56 1 T74 1
large_values[19] 9 1 T187 1 T194 1 T177 1
large_values[20] 8 1 T19 1 T252 1 T408 1
large_values[21] 11 1 T85 1 T255 1 T390 1
large_values[22] 9 1 T57 1 T53 1 T120 1
large_values[23] 19 1 T4 1 T13 1 T76 1
large_values[24] 10 1 T4 1 T99 1 T409 1
large_values[25] 13 1 T63 1 T44 1 T80 1
large_values[26] 12 1 T98 1 T224 1 T359 1
large_values[27] 17 1 T5 1 T296 1 T363 1
large_values[28] 17 1 T56 1 T42 1 T109 1
large_values[29] 23 1 T4 1 T56 1 T20 1
large_values[30] 15 1 T3 1 T97 1 T121 1
large_values[31] 14 1 T74 1 T219 1 T384 1
small_values[0] 85 1 T5 1 T111 1 T59 1
small_values[1] 82 1 T4 2 T22 1 T5 4
small_values[2] 94 1 T32 1 T241 1 T52 1
small_values[3] 102 1 T4 1 T5 1 T137 1
small_values[4] 65 1 T4 1 T5 3 T31 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%