dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4506 1 T4 8 T18 2 T19 6
auto[1] 2282 1 T1 2 T16 4 T18 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 192 1 T93 2 T70 2 T56 2
auto[134217728:268435455] 212 1 T70 2 T106 2 T26 2
auto[268435456:402653183] 240 1 T4 2 T19 2 T20 2
auto[402653184:536870911] 230 1 T16 2 T76 2 T56 2
auto[536870912:671088639] 212 1 T36 2 T43 2 T62 2
auto[671088640:805306367] 212 1 T70 2 T98 2 T48 2
auto[805306368:939524095] 182 1 T1 2 T43 2 T70 4
auto[939524096:1073741823] 242 1 T70 2 T104 2 T209 2
auto[1073741824:1207959551] 202 1 T24 2 T62 2 T70 2
auto[1207959552:1342177279] 202 1 T62 2 T74 2 T47 2
auto[1342177280:1476395007] 234 1 T4 2 T43 2 T70 2
auto[1476395008:1610612735] 214 1 T18 2 T73 2 T62 2
auto[1610612736:1744830463] 188 1 T62 2 T47 2 T70 2
auto[1744830464:1879048191] 200 1 T18 2 T24 2 T62 2
auto[1879048192:2013265919] 180 1 T43 2 T24 2 T73 2
auto[2013265920:2147483647] 250 1 T93 2 T25 2 T70 6
auto[2147483648:2281701375] 204 1 T20 2 T93 2 T62 2
auto[2281701376:2415919103] 218 1 T21 2 T70 4 T56 2
auto[2415919104:2550136831] 214 1 T24 2 T70 2 T56 2
auto[2550136832:2684354559] 212 1 T43 2 T93 2 T47 2
auto[2684354560:2818572287] 250 1 T4 2 T42 2 T73 4
auto[2818572288:2952790015] 204 1 T63 2 T100 2 T104 2
auto[2952790016:3087007743] 248 1 T19 2 T43 2 T93 2
auto[3087007744:3221225471] 208 1 T62 2 T70 2 T56 2
auto[3221225472:3355443199] 200 1 T43 2 T70 2 T77 2
auto[3355443200:3489660927] 208 1 T19 2 T20 2 T74 2
auto[3489660928:3623878655] 212 1 T16 2 T19 2 T93 2
auto[3623878656:3758096383] 214 1 T74 4 T70 4 T63 2
auto[3758096384:3892314111] 220 1 T25 2 T70 4 T56 4
auto[3892314112:4026531839] 212 1 T42 2 T24 2 T74 4
auto[4026531840:4160749567] 186 1 T4 2 T62 2 T47 2
auto[4160749568:4294967295] 186 1 T25 2 T70 2 T56 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 130 1 T93 2 T70 2 T56 2
auto[0:134217727] auto[1] 62 1 T203 2 T133 2 T324 4
auto[134217728:268435455] auto[0] 148 1 T106 2 T26 2 T127 2
auto[134217728:268435455] auto[1] 64 1 T70 2 T121 2 T108 4
auto[268435456:402653183] auto[0] 160 1 T4 2 T20 2 T74 2
auto[268435456:402653183] auto[1] 80 1 T19 2 T43 2 T71 2
auto[402653184:536870911] auto[0] 132 1 T76 2 T48 2 T238 2
auto[402653184:536870911] auto[1] 98 1 T16 2 T56 2 T98 2
auto[536870912:671088639] auto[0] 136 1 T43 2 T62 2 T70 2
auto[536870912:671088639] auto[1] 76 1 T36 2 T67 2 T203 2
auto[671088640:805306367] auto[0] 158 1 T70 2 T98 2 T48 2
auto[671088640:805306367] auto[1] 54 1 T107 2 T87 4 T53 2
auto[805306368:939524095] auto[0] 132 1 T43 2 T70 4 T63 2
auto[805306368:939524095] auto[1] 50 1 T1 2 T389 2 T241 2
auto[939524096:1073741823] auto[0] 168 1 T70 2 T209 2 T46 2
auto[939524096:1073741823] auto[1] 74 1 T104 2 T69 2 T87 2
auto[1073741824:1207959551] auto[0] 126 1 T62 2 T70 2 T100 2
auto[1073741824:1207959551] auto[1] 76 1 T24 2 T56 2 T149 2
auto[1207959552:1342177279] auto[0] 122 1 T62 2 T74 2 T47 2
auto[1207959552:1342177279] auto[1] 80 1 T87 4 T128 2 T88 2
auto[1342177280:1476395007] auto[0] 156 1 T4 2 T43 2 T70 2
auto[1342177280:1476395007] auto[1] 78 1 T63 2 T122 2 T273 2
auto[1476395008:1610612735] auto[0] 146 1 T18 2 T62 2 T74 2
auto[1476395008:1610612735] auto[1] 68 1 T73 2 T100 2 T127 2
auto[1610612736:1744830463] auto[0] 130 1 T62 2 T47 2 T70 2
auto[1610612736:1744830463] auto[1] 58 1 T140 2 T106 2 T26 2
auto[1744830464:1879048191] auto[0] 136 1 T24 2 T70 2 T98 2
auto[1744830464:1879048191] auto[1] 64 1 T18 2 T62 2 T421 2
auto[1879048192:2013265919] auto[0] 116 1 T43 2 T48 2 T88 2
auto[1879048192:2013265919] auto[1] 64 1 T24 2 T73 2 T70 4
auto[2013265920:2147483647] auto[0] 174 1 T93 2 T25 2 T70 6
auto[2013265920:2147483647] auto[1] 76 1 T108 2 T236 2 T131 2
auto[2147483648:2281701375] auto[0] 126 1 T62 2 T47 4 T124 2
auto[2147483648:2281701375] auto[1] 78 1 T20 2 T93 2 T235 2
auto[2281701376:2415919103] auto[0] 150 1 T70 2 T56 2 T57 2
auto[2281701376:2415919103] auto[1] 68 1 T21 2 T70 2 T71 2
auto[2415919104:2550136831] auto[0] 148 1 T24 2 T70 2 T56 2
auto[2415919104:2550136831] auto[1] 66 1 T48 2 T202 2 T422 2
auto[2550136832:2684354559] auto[0] 142 1 T43 2 T93 2 T47 2
auto[2550136832:2684354559] auto[1] 70 1 T70 2 T38 2 T77 2
auto[2684354560:2818572287] auto[0] 154 1 T4 2 T42 2 T62 2
auto[2684354560:2818572287] auto[1] 96 1 T73 4 T77 2 T122 2
auto[2818572288:2952790015] auto[0] 136 1 T63 2 T100 2 T104 2
auto[2818572288:2952790015] auto[1] 68 1 T207 2 T108 2 T242 2
auto[2952790016:3087007743] auto[0] 164 1 T19 2 T43 2 T93 2
auto[2952790016:3087007743] auto[1] 84 1 T47 2 T70 2 T125 2
auto[3087007744:3221225471] auto[0] 126 1 T62 2 T70 2 T56 2
auto[3087007744:3221225471] auto[1] 82 1 T67 2 T69 2 T133 2
auto[3221225472:3355443199] auto[0] 146 1 T43 2 T70 2 T77 2
auto[3221225472:3355443199] auto[1] 54 1 T194 2 T108 2 T252 2
auto[3355443200:3489660927] auto[0] 138 1 T19 2 T74 2 T70 6
auto[3355443200:3489660927] auto[1] 70 1 T20 2 T57 2 T128 2
auto[3489660928:3623878655] auto[0] 142 1 T19 2 T93 2 T70 2
auto[3489660928:3623878655] auto[1] 70 1 T16 2 T73 2 T70 2
auto[3623878656:3758096383] auto[0] 128 1 T74 2 T70 4 T38 2
auto[3623878656:3758096383] auto[1] 86 1 T74 2 T63 2 T107 2
auto[3758096384:3892314111] auto[0] 148 1 T70 2 T56 4 T149 2
auto[3758096384:3892314111] auto[1] 72 1 T25 2 T70 2 T98 2
auto[3892314112:4026531839] auto[0] 144 1 T42 2 T24 2 T74 4
auto[3892314112:4026531839] auto[1] 68 1 T104 2 T236 2 T88 2
auto[4026531840:4160749567] auto[0] 128 1 T4 2 T62 2 T47 2
auto[4026531840:4160749567] auto[1] 58 1 T57 2 T202 2 T284 2
auto[4160749568:4294967295] auto[0] 116 1 T25 2 T70 2 T204 2
auto[4160749568:4294967295] auto[1] 70 1 T56 2 T108 2 T128 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%