dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4624 1 T6 6 T5 2 T14 10
auto[1] 2252 1 T6 2 T5 2 T15 4


Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 204 1 T26 2 T36 4 T71 4
auto[134217728:268435455] 228 1 T18 2 T27 2 T70 2
auto[268435456:402653183] 218 1 T26 2 T100 2 T36 2
auto[402653184:536870911] 208 1 T127 2 T48 2 T93 4
auto[536870912:671088639] 218 1 T42 2 T43 2 T18 4
auto[671088640:805306367] 180 1 T69 2 T208 2 T7 2
auto[805306368:939524095] 212 1 T17 2 T136 2 T71 2
auto[939524096:1073741823] 222 1 T18 2 T36 4 T70 2
auto[1073741824:1207959551] 222 1 T70 2 T108 4 T44 2
auto[1207959552:1342177279] 210 1 T15 4 T88 2 T209 2
auto[1342177280:1476395007] 206 1 T106 2 T48 2 T108 2
auto[1476395008:1610612735] 220 1 T42 2 T126 2 T100 2
auto[1610612736:1744830463] 214 1 T6 2 T14 2 T46 2
auto[1744830464:1879048191] 214 1 T88 2 T36 2 T71 2
auto[1879048192:2013265919] 182 1 T14 2 T88 2 T19 2
auto[2013265920:2147483647] 194 1 T100 2 T68 2 T71 2
auto[2147483648:2281701375] 240 1 T42 2 T69 2 T128 2
auto[2281701376:2415919103] 274 1 T106 2 T209 2 T46 2
auto[2415919104:2550136831] 216 1 T17 2 T126 2 T144 2
auto[2550136832:2684354559] 206 1 T14 2 T26 2 T18 2
auto[2684354560:2818572287] 222 1 T127 2 T103 2 T27 4
auto[2818572288:2952790015] 240 1 T17 2 T18 2 T106 2
auto[2952790016:3087007743] 208 1 T5 2 T14 2 T88 2
auto[3087007744:3221225471] 194 1 T36 2 T136 2 T48 2
auto[3221225472:3355443199] 244 1 T88 2 T107 2 T136 2
auto[3355443200:3489660927] 214 1 T106 2 T68 2 T46 2
auto[3489660928:3623878655] 182 1 T6 2 T14 2 T42 2
auto[3623878656:3758096383] 240 1 T6 2 T5 2 T214 2
auto[3758096384:3892314111] 212 1 T126 2 T215 2 T88 2
auto[3892314112:4026531839] 216 1 T16 2 T36 2 T136 4
auto[4026531840:4160749567] 194 1 T6 2 T42 2 T17 2
auto[4160749568:4294967295] 222 1 T127 2 T19 2 T68 4


Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 146 1 T36 4 T71 4 T139 2
auto[0:134217727] auto[1] 58 1 T26 2 T212 2 T254 2
auto[134217728:268435455] auto[0] 150 1 T18 2 T27 2 T93 4
auto[134217728:268435455] auto[1] 78 1 T70 2 T38 4 T96 2
auto[268435456:402653183] auto[0] 154 1 T26 2 T100 2 T46 2
auto[268435456:402653183] auto[1] 64 1 T36 2 T205 4 T412 2
auto[402653184:536870911] auto[0] 140 1 T93 2 T189 2 T95 2
auto[402653184:536870911] auto[1] 68 1 T127 2 T48 2 T93 2
auto[536870912:671088639] auto[0] 152 1 T42 2 T18 2 T266 2
auto[536870912:671088639] auto[1] 66 1 T43 2 T18 2 T108 2
auto[671088640:805306367] auto[0] 112 1 T7 2 T205 2 T93 2
auto[671088640:805306367] auto[1] 68 1 T69 2 T208 2 T128 2
auto[805306368:939524095] auto[0] 140 1 T71 2 T108 4 T203 2
auto[805306368:939524095] auto[1] 72 1 T17 2 T136 2 T75 2
auto[939524096:1073741823] auto[0] 146 1 T18 2 T36 2 T139 2
auto[939524096:1073741823] auto[1] 76 1 T36 2 T70 2 T251 2
auto[1073741824:1207959551] auto[0] 156 1 T70 2 T108 4 T44 2
auto[1073741824:1207959551] auto[1] 66 1 T93 2 T111 2 T57 2
auto[1207959552:1342177279] auto[0] 130 1 T88 2 T209 2 T70 4
auto[1207959552:1342177279] auto[1] 80 1 T15 4 T75 2 T290 2
auto[1342177280:1476395007] auto[0] 136 1 T48 2 T44 2 T420 2
auto[1342177280:1476395007] auto[1] 70 1 T106 2 T108 2 T97 2
auto[1476395008:1610612735] auto[0] 158 1 T42 2 T100 2 T27 2
auto[1476395008:1610612735] auto[1] 62 1 T126 2 T20 2 T252 2
auto[1610612736:1744830463] auto[0] 132 1 T14 2 T46 2 T70 2
auto[1610612736:1744830463] auto[1] 82 1 T6 2 T108 4 T93 2
auto[1744830464:1879048191] auto[0] 158 1 T88 2 T71 2 T108 2
auto[1744830464:1879048191] auto[1] 56 1 T36 2 T94 4 T81 2
auto[1879048192:2013265919] auto[0] 136 1 T14 2 T19 2 T214 2
auto[1879048192:2013265919] auto[1] 46 1 T88 2 T9 2 T197 2
auto[2013265920:2147483647] auto[0] 126 1 T100 2 T68 2 T266 2
auto[2013265920:2147483647] auto[1] 68 1 T71 2 T75 2 T70 2
auto[2147483648:2281701375] auto[0] 162 1 T42 2 T128 2 T108 2
auto[2147483648:2281701375] auto[1] 78 1 T69 2 T129 2 T188 2
auto[2281701376:2415919103] auto[0] 192 1 T69 2 T266 2 T144 2
auto[2281701376:2415919103] auto[1] 82 1 T106 2 T209 2 T46 2
auto[2415919104:2550136831] auto[0] 140 1 T17 2 T144 2 T216 2
auto[2415919104:2550136831] auto[1] 76 1 T126 2 T38 2 T95 2
auto[2550136832:2684354559] auto[0] 130 1 T14 2 T18 2 T27 2
auto[2550136832:2684354559] auto[1] 76 1 T26 2 T49 2 T95 2
auto[2684354560:2818572287] auto[0] 152 1 T127 2 T27 2 T214 2
auto[2684354560:2818572287] auto[1] 70 1 T103 2 T27 2 T75 2
auto[2818572288:2952790015] auto[0] 154 1 T17 2 T18 2 T71 2
auto[2818572288:2952790015] auto[1] 86 1 T106 2 T74 2 T128 2
auto[2952790016:3087007743] auto[0] 140 1 T5 2 T14 2 T88 2
auto[2952790016:3087007743] auto[1] 68 1 T68 2 T437 2 T95 2
auto[3087007744:3221225471] auto[0] 128 1 T36 2 T48 2 T108 2
auto[3087007744:3221225471] auto[1] 66 1 T136 2 T111 2 T198 2
auto[3221225472:3355443199] auto[0] 178 1 T88 2 T107 2 T46 2
auto[3221225472:3355443199] auto[1] 66 1 T136 2 T76 2 T290 2
auto[3355443200:3489660927] auto[0] 136 1 T68 2 T46 2 T70 2
auto[3355443200:3489660927] auto[1] 78 1 T106 2 T213 2 T111 2
auto[3489660928:3623878655] auto[0] 106 1 T6 2 T14 2 T126 2
auto[3489660928:3623878655] auto[1] 76 1 T42 2 T69 2 T139 2
auto[3623878656:3758096383] auto[0] 162 1 T6 2 T214 2 T266 2
auto[3623878656:3758096383] auto[1] 78 1 T5 2 T108 2 T203 2
auto[3758096384:3892314111] auto[0] 148 1 T126 2 T88 2 T266 2
auto[3758096384:3892314111] auto[1] 64 1 T215 2 T100 2 T36 2
auto[3892314112:4026531839] auto[0] 136 1 T16 2 T136 4 T71 2
auto[3892314112:4026531839] auto[1] 80 1 T36 2 T23 2 T213 2
auto[4026531840:4160749567] auto[0] 142 1 T6 2 T42 2 T215 2
auto[4026531840:4160749567] auto[1] 52 1 T17 2 T139 2 T188 2
auto[4160749568:4294967295] auto[0] 146 1 T127 2 T68 4 T144 2
auto[4160749568:4294967295] auto[1] 76 1 T19 2 T69 2 T70 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%