dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4540 1 T5 8 T16 8 T38 10
auto[1] 2304 1 T4 4 T5 2 T15 4



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 212 1 T92 2 T80 2 T188 2
auto[134217728:268435455] 238 1 T18 2 T73 4 T104 2
auto[268435456:402653183] 196 1 T18 2 T53 2 T126 2
auto[402653184:536870911] 204 1 T19 2 T52 2 T290 2
auto[536870912:671088639] 220 1 T39 2 T219 2 T190 2
auto[671088640:805306367] 200 1 T16 2 T190 2 T84 2
auto[805306368:939524095] 210 1 T88 2 T55 2 T125 2
auto[939524096:1073741823] 230 1 T16 2 T38 2 T52 2
auto[1073741824:1207959551] 198 1 T38 2 T39 2 T19 2
auto[1207959552:1342177279] 190 1 T16 2 T188 2 T82 2
auto[1342177280:1476395007] 212 1 T39 2 T28 2 T150 2
auto[1476395008:1610612735] 250 1 T4 2 T6 2 T71 2
auto[1610612736:1744830463] 230 1 T38 2 T18 2 T189 2
auto[1744830464:1879048191] 218 1 T80 2 T190 2 T84 2
auto[1879048192:2013265919] 184 1 T80 2 T78 2 T224 4
auto[2013265920:2147483647] 208 1 T189 2 T77 2 T126 2
auto[2147483648:2281701375] 216 1 T19 2 T82 2 T84 4
auto[2281701376:2415919103] 190 1 T158 2 T27 2 T83 2
auto[2415919104:2550136831] 184 1 T20 2 T72 2 T52 2
auto[2550136832:2684354559] 218 1 T15 2 T274 2 T214 2
auto[2684354560:2818572287] 210 1 T6 2 T84 2 T111 2
auto[2818572288:2952790015] 190 1 T71 2 T73 2 T104 2
auto[2952790016:3087007743] 226 1 T5 2 T150 2 T209 2
auto[3087007744:3221225471] 250 1 T5 2 T71 2 T80 2
auto[3221225472:3355443199] 204 1 T5 2 T52 2 T150 2
auto[3355443200:3489660927] 214 1 T15 2 T71 2 T188 2
auto[3489660928:3623878655] 230 1 T4 2 T5 4 T72 2
auto[3623878656:3758096383] 230 1 T16 2 T38 2 T188 2
auto[3758096384:3892314111] 220 1 T16 2 T39 2 T103 2
auto[3892314112:4026531839] 216 1 T38 4 T72 2 T27 2
auto[4026531840:4160749567] 208 1 T71 2 T20 2 T72 2
auto[4160749568:4294967295] 238 1 T18 2 T88 2 T53 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 124 1 T83 2 T88 2 T222 2
auto[0:134217727] auto[1] 88 1 T92 2 T80 2 T188 2
auto[134217728:268435455] auto[0] 150 1 T73 4 T92 4 T27 2
auto[134217728:268435455] auto[1] 88 1 T18 2 T104 2 T83 2
auto[268435456:402653183] auto[0] 138 1 T18 2 T78 2 T30 2
auto[268435456:402653183] auto[1] 58 1 T53 2 T126 2 T446 2
auto[402653184:536870911] auto[0] 136 1 T52 2 T55 2 T435 2
auto[402653184:536870911] auto[1] 68 1 T19 2 T290 2 T55 2
auto[536870912:671088639] auto[0] 162 1 T39 2 T190 2 T290 2
auto[536870912:671088639] auto[1] 58 1 T219 2 T7 2 T32 2
auto[671088640:805306367] auto[0] 124 1 T16 2 T190 2 T84 2
auto[671088640:805306367] auto[1] 76 1 T81 2 T291 2 T22 2
auto[805306368:939524095] auto[0] 130 1 T88 2 T125 2 T261 2
auto[805306368:939524095] auto[1] 80 1 T55 2 T215 2 T274 2
auto[939524096:1073741823] auto[0] 148 1 T16 2 T52 2 T54 2
auto[939524096:1073741823] auto[1] 82 1 T38 2 T189 2 T54 2
auto[1073741824:1207959551] auto[0] 126 1 T38 2 T39 2 T19 2
auto[1073741824:1207959551] auto[1] 72 1 T82 2 T257 2 T265 2
auto[1207959552:1342177279] auto[0] 124 1 T188 2 T82 2 T7 2
auto[1207959552:1342177279] auto[1] 66 1 T16 2 T75 2 T210 2
auto[1342177280:1476395007] auto[0] 146 1 T39 2 T28 2 T150 2
auto[1342177280:1476395007] auto[1] 66 1 T81 2 T446 2 T218 2
auto[1476395008:1610612735] auto[0] 152 1 T39 2 T20 4 T28 2
auto[1476395008:1610612735] auto[1] 98 1 T4 2 T6 2 T71 2
auto[1610612736:1744830463] auto[0] 154 1 T38 2 T18 2 T189 2
auto[1610612736:1744830463] auto[1] 76 1 T224 2 T74 2 T212 2
auto[1744830464:1879048191] auto[0] 142 1 T80 2 T84 2 T53 2
auto[1744830464:1879048191] auto[1] 76 1 T190 2 T53 2 T78 2
auto[1879048192:2013265919] auto[0] 126 1 T78 2 T224 4 T74 2
auto[1879048192:2013265919] auto[1] 58 1 T80 2 T31 2 T142 2
auto[2013265920:2147483647] auto[0] 152 1 T126 2 T266 2 T261 2
auto[2013265920:2147483647] auto[1] 56 1 T189 2 T77 2 T266 2
auto[2147483648:2281701375] auto[0] 138 1 T19 2 T82 2 T84 4
auto[2147483648:2281701375] auto[1] 78 1 T81 2 T138 2 T335 2
auto[2281701376:2415919103] auto[0] 120 1 T27 2 T290 2 T261 2
auto[2281701376:2415919103] auto[1] 70 1 T158 2 T83 2 T257 2
auto[2415919104:2550136831] auto[0] 124 1 T20 2 T72 2 T52 2
auto[2415919104:2550136831] auto[1] 60 1 T84 2 T446 2 T142 2
auto[2550136832:2684354559] auto[0] 134 1 T274 2 T214 2 T212 2
auto[2550136832:2684354559] auto[1] 84 1 T15 2 T74 2 T212 2
auto[2684354560:2818572287] auto[0] 150 1 T84 2 T290 2 T49 2
auto[2684354560:2818572287] auto[1] 60 1 T6 2 T111 2 T209 2
auto[2818572288:2952790015] auto[0] 146 1 T71 2 T73 2 T189 6
auto[2818572288:2952790015] auto[1] 44 1 T104 2 T32 2 T74 2
auto[2952790016:3087007743] auto[0] 156 1 T150 2 T49 2 T113 2
auto[2952790016:3087007743] auto[1] 70 1 T5 2 T209 2 T125 2
auto[3087007744:3221225471] auto[0] 166 1 T5 2 T71 2 T80 2
auto[3087007744:3221225471] auto[1] 84 1 T79 4 T141 2 T142 2
auto[3221225472:3355443199] auto[0] 140 1 T5 2 T52 2 T150 2
auto[3221225472:3355443199] auto[1] 64 1 T222 2 T402 2 T33 2
auto[3355443200:3489660927] auto[0] 146 1 T71 2 T188 2 T54 2
auto[3355443200:3489660927] auto[1] 68 1 T15 2 T86 2 T111 2
auto[3489660928:3623878655] auto[0] 156 1 T5 4 T72 2 T92 2
auto[3489660928:3623878655] auto[1] 74 1 T4 2 T35 2 T446 2
auto[3623878656:3758096383] auto[0] 148 1 T16 2 T38 2 T188 2
auto[3623878656:3758096383] auto[1] 82 1 T222 2 T141 2 T210 2
auto[3758096384:3892314111] auto[0] 156 1 T16 2 T39 2 T80 2
auto[3758096384:3892314111] auto[1] 64 1 T103 2 T54 2 T111 2
auto[3892314112:4026531839] auto[0] 144 1 T38 4 T27 2 T190 2
auto[3892314112:4026531839] auto[1] 72 1 T72 2 T77 2 T55 2
auto[4026531840:4160749567] auto[0] 134 1 T71 2 T20 2 T29 2
auto[4026531840:4160749567] auto[1] 74 1 T72 2 T363 2 T269 2
auto[4160749568:4294967295] auto[0] 148 1 T53 2 T290 4 T447 2
auto[4160749568:4294967295] auto[1] 90 1 T18 2 T88 2 T74 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%