dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1502 1 T5 1 T13 1 T15 4
auto[1] 1764 1 T5 4 T13 6 T14 1


Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 91 1 T18 2 T254 1 T149 1
auto[134217728:268435455] 101 1 T15 1 T17 1 T48 2
auto[268435456:402653183] 100 1 T13 1 T99 1 T134 1
auto[402653184:536870911] 88 1 T5 1 T15 1 T69 1
auto[536870912:671088639] 117 1 T28 1 T18 4 T99 1
auto[671088640:805306367] 105 1 T5 1 T35 1 T18 2
auto[805306368:939524095] 91 1 T17 1 T18 2 T71 1
auto[939524096:1073741823] 93 1 T99 1 T66 1 T108 1
auto[1073741824:1207959551] 99 1 T18 1 T25 2 T66 4
auto[1207959552:1342177279] 102 1 T76 1 T212 1 T25 1
auto[1342177280:1476395007] 105 1 T5 1 T18 1 T212 1
auto[1476395008:1610612735] 108 1 T18 1 T128 1 T68 3
auto[1610612736:1744830463] 99 1 T18 1 T134 1 T25 1
auto[1744830464:1879048191] 80 1 T15 1 T18 2 T99 1
auto[1879048192:2013265919] 104 1 T5 1 T18 1 T215 1
auto[2013265920:2147483647] 89 1 T17 1 T76 1 T38 1
auto[2147483648:2281701375] 94 1 T13 1 T16 1 T212 1
auto[2281701376:2415919103] 99 1 T13 1 T35 1 T134 1
auto[2415919104:2550136831] 132 1 T13 1 T35 1 T18 2
auto[2550136832:2684354559] 115 1 T84 1 T99 1 T38 1
auto[2684354560:2818572287] 114 1 T17 1 T18 2 T78 1
auto[2818572288:2952790015] 99 1 T13 1 T14 1 T15 1
auto[2952790016:3087007743] 113 1 T13 1 T15 1 T99 1
auto[3087007744:3221225471] 100 1 T66 1 T6 1 T149 1
auto[3221225472:3355443199] 115 1 T15 1 T16 1 T18 3
auto[3355443200:3489660927] 93 1 T16 1 T66 2 T204 1
auto[3489660928:3623878655] 106 1 T84 1 T48 1 T212 2
auto[3623878656:3758096383] 107 1 T5 1 T125 1 T18 2
auto[3758096384:3892314111] 96 1 T15 1 T99 2 T134 1
auto[3892314112:4026531839] 95 1 T13 1 T134 1 T69 1
auto[4026531840:4160749567] 118 1 T18 1 T84 1 T69 1
auto[4160749568:4294967295] 98 1 T18 2 T76 1 T109 1


Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 37 1 T42 1 T139 1 T29 1
auto[0:134217727] auto[1] 54 1 T18 2 T254 1 T149 1
auto[134217728:268435455] auto[0] 46 1 T15 1 T17 1 T48 2
auto[134217728:268435455] auto[1] 55 1 T127 1 T70 1 T68 1
auto[268435456:402653183] auto[0] 55 1 T99 1 T48 1 T248 1
auto[268435456:402653183] auto[1] 45 1 T13 1 T134 1 T126 1
auto[402653184:536870911] auto[0] 39 1 T69 1 T254 1 T70 1
auto[402653184:536870911] auto[1] 49 1 T5 1 T15 1 T215 2
auto[536870912:671088639] auto[0] 51 1 T28 1 T99 1 T136 1
auto[536870912:671088639] auto[1] 66 1 T18 4 T38 1 T69 1
auto[671088640:805306367] auto[0] 57 1 T35 1 T18 1 T76 1
auto[671088640:805306367] auto[1] 48 1 T5 1 T18 1 T111 1
auto[805306368:939524095] auto[0] 43 1 T17 1 T71 1 T67 1
auto[805306368:939524095] auto[1] 48 1 T18 2 T68 1 T133 1
auto[939524096:1073741823] auto[0] 43 1 T99 1 T66 1 T70 1
auto[939524096:1073741823] auto[1] 50 1 T108 1 T71 1 T137 1
auto[1073741824:1207959551] auto[0] 44 1 T66 1 T136 1 T205 1
auto[1073741824:1207959551] auto[1] 55 1 T18 1 T25 2 T66 3
auto[1207959552:1342177279] auto[0] 43 1 T76 1 T212 1 T69 1
auto[1207959552:1342177279] auto[1] 59 1 T25 1 T69 1 T108 1
auto[1342177280:1476395007] auto[0] 54 1 T212 1 T52 1 T206 1
auto[1342177280:1476395007] auto[1] 51 1 T5 1 T18 1 T66 1
auto[1476395008:1610612735] auto[0] 52 1 T128 1 T68 1 T139 1
auto[1476395008:1610612735] auto[1] 56 1 T18 1 T68 2 T80 1
auto[1610612736:1744830463] auto[0] 50 1 T69 1 T208 1 T68 1
auto[1610612736:1744830463] auto[1] 49 1 T18 1 T134 1 T25 1
auto[1744830464:1879048191] auto[0] 43 1 T15 1 T18 1 T99 1
auto[1744830464:1879048191] auto[1] 37 1 T18 1 T111 1 T154 1
auto[1879048192:2013265919] auto[0] 46 1 T215 1 T145 1 T270 1
auto[1879048192:2013265919] auto[1] 58 1 T5 1 T18 1 T189 2
auto[2013265920:2147483647] auto[0] 40 1 T17 1 T76 1 T38 1
auto[2013265920:2147483647] auto[1] 49 1 T204 1 T67 1 T126 1
auto[2147483648:2281701375] auto[0] 50 1 T212 1 T38 1 T50 1
auto[2147483648:2281701375] auto[1] 44 1 T13 1 T16 1 T207 1
auto[2281701376:2415919103] auto[0] 52 1 T134 1 T66 1 T29 1
auto[2281701376:2415919103] auto[1] 47 1 T13 1 T35 1 T69 1
auto[2415919104:2550136831] auto[0] 60 1 T13 1 T35 1 T25 1
auto[2415919104:2550136831] auto[1] 72 1 T18 2 T99 1 T48 1
auto[2550136832:2684354559] auto[0] 54 1 T38 1 T69 1 T66 2
auto[2550136832:2684354559] auto[1] 61 1 T84 1 T99 1 T68 2
auto[2684354560:2818572287] auto[0] 45 1 T17 1 T6 1 T147 1
auto[2684354560:2818572287] auto[1] 69 1 T18 2 T78 1 T108 1
auto[2818572288:2952790015] auto[0] 44 1 T48 1 T70 1 T244 1
auto[2818572288:2952790015] auto[1] 55 1 T13 1 T14 1 T15 1
auto[2952790016:3087007743] auto[0] 57 1 T66 1 T68 3 T145 1
auto[2952790016:3087007743] auto[1] 56 1 T13 1 T15 1 T99 1
auto[3087007744:3221225471] auto[0] 38 1 T66 1 T6 1 T53 1
auto[3087007744:3221225471] auto[1] 62 1 T149 1 T206 1 T68 3
auto[3221225472:3355443199] auto[0] 44 1 T15 1 T16 1 T66 2
auto[3221225472:3355443199] auto[1] 71 1 T18 3 T254 1 T128 1
auto[3355443200:3489660927] auto[0] 44 1 T66 1 T53 1 T70 1
auto[3355443200:3489660927] auto[1] 49 1 T16 1 T66 1 T204 1
auto[3489660928:3623878655] auto[0] 48 1 T212 2 T68 1 T358 1
auto[3489660928:3623878655] auto[1] 58 1 T84 1 T48 1 T53 1
auto[3623878656:3758096383] auto[0] 44 1 T5 1 T18 1 T76 1
auto[3623878656:3758096383] auto[1] 63 1 T125 1 T18 1 T67 1
auto[3758096384:3892314111] auto[0] 47 1 T15 1 T99 1 T48 1
auto[3758096384:3892314111] auto[1] 49 1 T99 1 T134 1 T69 1
auto[3892314112:4026531839] auto[0] 45 1 T134 1 T70 1 T29 1
auto[3892314112:4026531839] auto[1] 50 1 T13 1 T69 1 T68 2
auto[4026531840:4160749567] auto[0] 45 1 T69 1 T52 1 T80 1
auto[4026531840:4160749567] auto[1] 73 1 T18 1 T84 1 T109 2
auto[4160749568:4294967295] auto[0] 42 1 T18 2 T53 1 T111 1
auto[4160749568:4294967295] auto[1] 56 1 T76 1 T109 1 T126 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%