dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4310 1 T3 6 T4 8 T14 8
auto[1] 2124 1 T3 2 T4 2 T15 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 194 1 T4 2 T19 2 T129 2
auto[134217728:268435455] 168 1 T20 2 T206 2 T65 2
auto[268435456:402653183] 210 1 T18 2 T90 2 T32 2
auto[402653184:536870911] 190 1 T3 2 T4 2 T31 2
auto[536870912:671088639] 160 1 T90 2 T35 2 T250 4
auto[671088640:805306367] 210 1 T4 2 T5 2 T66 2
auto[805306368:939524095] 200 1 T19 2 T89 2 T5 2
auto[939524096:1073741823] 220 1 T4 2 T18 2 T90 2
auto[1073741824:1207959551] 192 1 T14 2 T18 2 T44 2
auto[1207959552:1342177279] 216 1 T64 2 T65 2 T6 2
auto[1342177280:1476395007] 212 1 T3 2 T20 2 T56 2
auto[1476395008:1610612735] 200 1 T5 2 T90 2 T212 2
auto[1610612736:1744830463] 206 1 T5 2 T65 4 T67 2
auto[1744830464:1879048191] 218 1 T19 2 T20 6 T8 2
auto[1879048192:2013265919] 210 1 T15 2 T129 2 T213 2
auto[2013265920:2147483647] 220 1 T18 2 T32 2 T8 2
auto[2147483648:2281701375] 172 1 T89 2 T20 2 T5 4
auto[2281701376:2415919103] 190 1 T20 2 T129 2 T67 2
auto[2415919104:2550136831] 168 1 T3 2 T14 4 T206 4
auto[2550136832:2684354559] 204 1 T18 2 T90 4 T64 2
auto[2684354560:2818572287] 198 1 T8 2 T218 2 T44 2
auto[2818572288:2952790015] 210 1 T90 2 T39 2 T56 2
auto[2952790016:3087007743] 234 1 T3 2 T19 4 T129 2
auto[3087007744:3221225471] 186 1 T90 2 T98 2 T209 2
auto[3221225472:3355443199] 200 1 T32 2 T64 2 T34 2
auto[3355443200:3489660927] 188 1 T218 4 T219 2 T98 2
auto[3489660928:3623878655] 184 1 T90 4 T67 2 T27 2
auto[3623878656:3758096383] 226 1 T206 4 T65 2 T71 4
auto[3758096384:3892314111] 244 1 T89 2 T32 4 T208 2
auto[3892314112:4026531839] 190 1 T208 2 T212 4 T66 2
auto[4026531840:4160749567] 222 1 T14 2 T18 2 T208 4
auto[4160749568:4294967295] 192 1 T4 2 T15 2 T31 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 138 1 T4 2 T19 2 T129 2
auto[0:134217727] auto[1] 56 1 T212 2 T39 2 T134 4
auto[134217728:268435455] auto[0] 114 1 T20 2 T206 2 T59 2
auto[134217728:268435455] auto[1] 54 1 T65 2 T24 2 T246 2
auto[268435456:402653183] auto[0] 134 1 T18 2 T90 2 T39 2
auto[268435456:402653183] auto[1] 76 1 T32 2 T71 2 T94 2
auto[402653184:536870911] auto[0] 120 1 T3 2 T34 2 T39 2
auto[402653184:536870911] auto[1] 70 1 T4 2 T31 2 T89 2
auto[536870912:671088639] auto[0] 92 1 T250 4 T91 2 T97 2
auto[536870912:671088639] auto[1] 68 1 T90 2 T35 2 T127 2
auto[671088640:805306367] auto[0] 140 1 T4 2 T5 2 T66 2
auto[671088640:805306367] auto[1] 70 1 T6 4 T125 2 T155 2
auto[805306368:939524095] auto[0] 126 1 T89 2 T65 2 T218 2
auto[805306368:939524095] auto[1] 74 1 T19 2 T5 2 T65 2
auto[939524096:1073741823] auto[0] 150 1 T4 2 T90 2 T8 2
auto[939524096:1073741823] auto[1] 70 1 T18 2 T60 2 T112 2
auto[1073741824:1207959551] auto[0] 146 1 T14 2 T44 2 T250 2
auto[1073741824:1207959551] auto[1] 46 1 T18 2 T6 2 T133 4
auto[1207959552:1342177279] auto[0] 132 1 T65 2 T24 2 T148 2
auto[1207959552:1342177279] auto[1] 84 1 T64 2 T6 2 T132 2
auto[1342177280:1476395007] auto[0] 140 1 T20 2 T124 2 T6 4
auto[1342177280:1476395007] auto[1] 72 1 T3 2 T56 2 T98 2
auto[1476395008:1610612735] auto[0] 126 1 T90 2 T212 2 T67 2
auto[1476395008:1610612735] auto[1] 74 1 T5 2 T59 2 T112 2
auto[1610612736:1744830463] auto[0] 138 1 T5 2 T65 4 T127 2
auto[1610612736:1744830463] auto[1] 68 1 T67 2 T39 2 T211 2
auto[1744830464:1879048191] auto[0] 146 1 T19 2 T20 6 T8 2
auto[1744830464:1879048191] auto[1] 72 1 T64 2 T112 2 T6 2
auto[1879048192:2013265919] auto[0] 140 1 T213 2 T218 2 T59 2
auto[1879048192:2013265919] auto[1] 70 1 T15 2 T129 2 T420 2
auto[2013265920:2147483647] auto[0] 136 1 T103 2 T95 2 T45 4
auto[2013265920:2147483647] auto[1] 84 1 T18 2 T32 2 T8 2
auto[2147483648:2281701375] auto[0] 108 1 T89 2 T5 4 T212 2
auto[2147483648:2281701375] auto[1] 64 1 T20 2 T64 2 T112 4
auto[2281701376:2415919103] auto[0] 132 1 T20 2 T129 2 T67 2
auto[2281701376:2415919103] auto[1] 58 1 T58 2 T127 2 T209 2
auto[2415919104:2550136831] auto[0] 122 1 T3 2 T14 4 T206 4
auto[2415919104:2550136831] auto[1] 46 1 T56 2 T242 2 T420 2
auto[2550136832:2684354559] auto[0] 140 1 T18 2 T90 2 T39 2
auto[2550136832:2684354559] auto[1] 64 1 T90 2 T64 2 T67 2
auto[2684354560:2818572287] auto[0] 128 1 T8 2 T59 2 T219 2
auto[2684354560:2818572287] auto[1] 70 1 T218 2 T44 2 T59 2
auto[2818572288:2952790015] auto[0] 140 1 T39 2 T112 2 T91 2
auto[2818572288:2952790015] auto[1] 70 1 T90 2 T56 2 T6 2
auto[2952790016:3087007743] auto[0] 166 1 T3 2 T19 4 T129 2
auto[2952790016:3087007743] auto[1] 68 1 T8 2 T71 2 T6 4
auto[3087007744:3221225471] auto[0] 124 1 T98 2 T209 2 T9 2
auto[3087007744:3221225471] auto[1] 62 1 T90 2 T379 2 T45 2
auto[3221225472:3355443199] auto[0] 130 1 T64 2 T34 2 T44 2
auto[3221225472:3355443199] auto[1] 70 1 T32 2 T27 2 T112 2
auto[3355443200:3489660927] auto[0] 124 1 T218 2 T98 2 T148 2
auto[3355443200:3489660927] auto[1] 64 1 T218 2 T219 2 T6 2
auto[3489660928:3623878655] auto[0] 128 1 T90 2 T27 2 T44 2
auto[3489660928:3623878655] auto[1] 56 1 T90 2 T67 2 T209 2
auto[3623878656:3758096383] auto[0] 150 1 T206 4 T65 2 T131 2
auto[3623878656:3758096383] auto[1] 76 1 T71 4 T112 2 T6 2
auto[3758096384:3892314111] auto[0] 178 1 T208 2 T206 2 T64 2
auto[3758096384:3892314111] auto[1] 66 1 T89 2 T32 4 T45 2
auto[3892314112:4026531839] auto[0] 136 1 T208 2 T212 4 T66 2
auto[3892314112:4026531839] auto[1] 54 1 T112 2 T245 2 T274 2
auto[4026531840:4160749567] auto[0] 152 1 T14 2 T18 2 T208 4
auto[4026531840:4160749567] auto[1] 70 1 T94 2 T6 2 T363 2
auto[4160749568:4294967295] auto[0] 134 1 T4 2 T15 2 T20 2
auto[4160749568:4294967295] auto[1] 58 1 T31 2 T112 2 T25 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%