dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4482 1 T4 12 T17 16 T38 4
auto[1] 2176 1 T16 12 T17 2 T38 12



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 208 1 T21 2 T95 2 T51 2
auto[134217728:268435455] 248 1 T16 2 T38 2 T87 2
auto[268435456:402653183] 200 1 T16 4 T23 2 T52 2
auto[402653184:536870911] 188 1 T19 2 T45 2 T260 4
auto[536870912:671088639] 208 1 T4 2 T19 2 T127 2
auto[671088640:805306367] 226 1 T21 2 T257 2 T146 2
auto[805306368:939524095] 184 1 T23 2 T20 2 T37 2
auto[939524096:1073741823] 196 1 T64 2 T165 2 T49 2
auto[1073741824:1207959551] 212 1 T23 2 T40 2 T48 2
auto[1207959552:1342177279] 200 1 T7 2 T27 2 T34 2
auto[1342177280:1476395007] 218 1 T17 2 T19 2 T52 2
auto[1476395008:1610612735] 206 1 T17 2 T129 2 T78 2
auto[1610612736:1744830463] 238 1 T16 2 T30 2 T71 2
auto[1744830464:1879048191] 214 1 T38 2 T48 2 T78 2
auto[1879048192:2013265919] 200 1 T52 2 T48 2 T69 2
auto[2013265920:2147483647] 186 1 T17 2 T30 2 T165 2
auto[2147483648:2281701375] 194 1 T71 2 T78 2 T69 2
auto[2281701376:2415919103] 198 1 T17 2 T37 4 T30 4
auto[2415919104:2550136831] 208 1 T21 2 T75 2 T27 2
auto[2550136832:2684354559] 214 1 T38 2 T20 2 T144 2
auto[2684354560:2818572287] 186 1 T4 2 T19 2 T127 2
auto[2818572288:2952790015] 224 1 T127 2 T37 2 T143 2
auto[2952790016:3087007743] 196 1 T38 4 T74 2 T34 2
auto[3087007744:3221225471] 192 1 T4 4 T23 2 T129 2
auto[3221225472:3355443199] 236 1 T17 2 T127 2 T40 2
auto[3355443200:3489660927] 220 1 T17 2 T38 2 T99 4
auto[3489660928:3623878655] 222 1 T4 2 T19 2 T74 2
auto[3623878656:3758096383] 200 1 T85 2 T74 2 T34 2
auto[3758096384:3892314111] 194 1 T87 2 T7 2 T27 2
auto[3892314112:4026531839] 228 1 T4 2 T16 2 T17 4
auto[4026531840:4160749567] 172 1 T71 2 T95 2 T148 2
auto[4160749568:4294967295] 242 1 T16 2 T17 2 T38 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 150 1 T95 2 T51 2 T45 2
auto[0:134217727] auto[1] 58 1 T21 2 T101 2 T103 2
auto[134217728:268435455] auto[0] 158 1 T75 2 T147 2 T66 2
auto[134217728:268435455] auto[1] 90 1 T16 2 T38 2 T87 2
auto[268435456:402653183] auto[0] 136 1 T52 2 T71 2 T74 2
auto[268435456:402653183] auto[1] 64 1 T16 4 T23 2 T209 2
auto[402653184:536870911] auto[0] 142 1 T19 2 T260 2 T101 2
auto[402653184:536870911] auto[1] 46 1 T45 2 T260 2 T104 2
auto[536870912:671088639] auto[0] 140 1 T4 2 T127 2 T30 2
auto[536870912:671088639] auto[1] 68 1 T19 2 T21 2 T80 2
auto[671088640:805306367] auto[0] 146 1 T257 2 T146 2 T212 2
auto[671088640:805306367] auto[1] 80 1 T21 2 T45 2 T66 2
auto[805306368:939524095] auto[0] 126 1 T23 2 T30 2 T260 2
auto[805306368:939524095] auto[1] 58 1 T20 2 T37 2 T85 2
auto[939524096:1073741823] auto[0] 136 1 T165 2 T49 2 T257 2
auto[939524096:1073741823] auto[1] 60 1 T64 2 T257 2 T287 2
auto[1073741824:1207959551] auto[0] 122 1 T23 2 T48 2 T10 2
auto[1073741824:1207959551] auto[1] 90 1 T40 2 T74 2 T27 2
auto[1207959552:1342177279] auto[0] 136 1 T34 2 T51 4 T66 2
auto[1207959552:1342177279] auto[1] 64 1 T7 2 T27 2 T65 2
auto[1342177280:1476395007] auto[0] 152 1 T17 2 T19 2 T52 2
auto[1342177280:1476395007] auto[1] 66 1 T127 2 T34 2 T278 2
auto[1476395008:1610612735] auto[0] 138 1 T17 2 T78 2 T165 2
auto[1476395008:1610612735] auto[1] 68 1 T129 2 T152 2 T101 4
auto[1610612736:1744830463] auto[0] 158 1 T71 2 T74 2 T49 2
auto[1610612736:1744830463] auto[1] 80 1 T16 2 T30 2 T309 2
auto[1744830464:1879048191] auto[0] 160 1 T48 2 T78 2 T8 2
auto[1744830464:1879048191] auto[1] 54 1 T38 2 T263 2 T399 2
auto[1879048192:2013265919] auto[0] 154 1 T52 2 T48 2 T69 2
auto[1879048192:2013265919] auto[1] 46 1 T51 2 T8 2 T341 2
auto[2013265920:2147483647] auto[0] 130 1 T17 2 T30 2 T49 2
auto[2013265920:2147483647] auto[1] 56 1 T165 2 T65 2 T154 2
auto[2147483648:2281701375] auto[0] 130 1 T71 2 T78 2 T69 2
auto[2147483648:2281701375] auto[1] 64 1 T51 2 T8 2 T101 2
auto[2281701376:2415919103] auto[0] 122 1 T30 2 T210 2 T111 2
auto[2281701376:2415919103] auto[1] 76 1 T17 2 T37 4 T30 2
auto[2415919104:2550136831] auto[0] 132 1 T27 2 T69 2 T35 2
auto[2415919104:2550136831] auto[1] 76 1 T21 2 T75 2 T148 2
auto[2550136832:2684354559] auto[0] 140 1 T20 2 T144 2 T212 2
auto[2550136832:2684354559] auto[1] 74 1 T38 2 T79 2 T154 4
auto[2684354560:2818572287] auto[0] 118 1 T4 2 T19 2 T71 2
auto[2684354560:2818572287] auto[1] 68 1 T127 2 T21 2 T144 2
auto[2818572288:2952790015] auto[0] 132 1 T127 2 T69 2 T287 2
auto[2818572288:2952790015] auto[1] 92 1 T37 2 T143 2 T45 2
auto[2952790016:3087007743] auto[0] 126 1 T74 2 T34 2 T260 2
auto[2952790016:3087007743] auto[1] 70 1 T38 4 T65 2 T285 2
auto[3087007744:3221225471] auto[0] 118 1 T4 4 T23 2 T20 2
auto[3087007744:3221225471] auto[1] 74 1 T129 2 T99 2 T68 2
auto[3221225472:3355443199] auto[0] 178 1 T17 2 T127 2 T48 4
auto[3221225472:3355443199] auto[1] 58 1 T40 2 T101 2 T435 2
auto[3355443200:3489660927] auto[0] 146 1 T17 2 T38 2 T99 4
auto[3355443200:3489660927] auto[1] 74 1 T21 2 T8 2 T9 2
auto[3489660928:3623878655] auto[0] 138 1 T4 2 T19 2 T74 2
auto[3489660928:3623878655] auto[1] 84 1 T79 2 T110 2 T82 2
auto[3623878656:3758096383] auto[0] 130 1 T85 2 T74 2 T34 2
auto[3623878656:3758096383] auto[1] 70 1 T9 2 T155 2 T259 2
auto[3758096384:3892314111] auto[0] 138 1 T87 2 T7 2 T27 2
auto[3758096384:3892314111] auto[1] 56 1 T152 2 T435 2 T115 2
auto[3892314112:4026531839] auto[0] 172 1 T4 2 T17 4 T38 2
auto[3892314112:4026531839] auto[1] 56 1 T16 2 T99 4 T147 2
auto[4026531840:4160749567] auto[0] 118 1 T71 2 T95 2 T314 2
auto[4026531840:4160749567] auto[1] 54 1 T148 2 T214 2 T110 2
auto[4160749568:4294967295] auto[0] 160 1 T17 2 T48 2 T257 2
auto[4160749568:4294967295] auto[1] 82 1 T16 2 T38 2 T20 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%