dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1621 1 T4 2 T14 1 T15 3
auto[1] 1751 1 T4 1 T14 2 T15 1


Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 108 1 T38 2 T5 1 T26 1
auto[134217728:268435455] 107 1 T18 1 T38 1 T70 1
auto[268435456:402653183] 122 1 T28 1 T60 1 T95 1
auto[402653184:536870911] 99 1 T15 1 T70 1 T60 3
auto[536870912:671088639] 100 1 T14 1 T74 1 T26 1
auto[671088640:805306367] 123 1 T19 1 T39 1 T71 1
auto[805306368:939524095] 100 1 T74 1 T205 1 T126 1
auto[939524096:1073741823] 105 1 T4 1 T91 1 T205 1
auto[1073741824:1207959551] 121 1 T17 1 T74 1 T129 1
auto[1207959552:1342177279] 109 1 T14 1 T39 1 T71 1
auto[1342177280:1476395007] 102 1 T38 1 T39 1 T207 1
auto[1476395008:1610612735] 87 1 T207 1 T60 1 T65 1
auto[1610612736:1744830463] 117 1 T39 1 T73 1 T48 1
auto[1744830464:1879048191] 100 1 T15 1 T205 1 T71 1
auto[1879048192:2013265919] 104 1 T114 1 T60 2 T65 1
auto[2013265920:2147483647] 89 1 T207 1 T70 1 T60 2
auto[2147483648:2281701375] 107 1 T91 1 T114 1 T48 1
auto[2281701376:2415919103] 98 1 T19 1 T5 2 T70 1
auto[2415919104:2550136831] 95 1 T38 1 T39 1 T26 1
auto[2550136832:2684354559] 91 1 T39 1 T26 1 T114 1
auto[2684354560:2818572287] 106 1 T71 1 T60 3 T29 1
auto[2818572288:2952790015] 108 1 T19 1 T60 4 T66 1
auto[2952790016:3087007743] 100 1 T48 1 T206 1 T95 1
auto[3087007744:3221225471] 111 1 T4 1 T207 1 T114 1
auto[3221225472:3355443199] 87 1 T39 1 T114 1 T66 1
auto[3355443200:3489660927] 121 1 T38 1 T64 1 T66 1
auto[3489660928:3623878655] 108 1 T14 1 T129 1 T5 1
auto[3623878656:3758096383] 121 1 T19 2 T5 1 T71 1
auto[3758096384:3892314111] 97 1 T4 1 T114 1 T126 1
auto[3892314112:4026531839] 108 1 T15 2 T48 2 T58 1
auto[4026531840:4160749567] 104 1 T5 2 T91 1 T207 1
auto[4160749568:4294967295] 117 1 T38 1 T116 1 T205 1


Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 55 1 T38 2 T60 1 T210 1
auto[0:134217727] auto[1] 53 1 T5 1 T26 1 T60 1
auto[134217728:268435455] auto[0] 53 1 T38 1 T94 2 T259 2
auto[134217728:268435455] auto[1] 54 1 T18 1 T70 1 T252 1
auto[268435456:402653183] auto[0] 53 1 T60 1 T95 1 T94 1
auto[268435456:402653183] auto[1] 69 1 T28 1 T76 1 T94 1
auto[402653184:536870911] auto[0] 42 1 T15 1 T60 2 T128 1
auto[402653184:536870911] auto[1] 57 1 T70 1 T60 1 T252 1
auto[536870912:671088639] auto[0] 53 1 T74 1 T92 1 T48 1
auto[536870912:671088639] auto[1] 47 1 T14 1 T26 1 T29 1
auto[671088640:805306367] auto[0] 57 1 T19 1 T39 1 T71 1
auto[671088640:805306367] auto[1] 66 1 T58 1 T60 1 T94 2
auto[805306368:939524095] auto[0] 51 1 T205 1 T28 1 T49 1
auto[805306368:939524095] auto[1] 49 1 T74 1 T126 1 T64 1
auto[939524096:1073741823] auto[0] 61 1 T91 1 T205 1 T114 1
auto[939524096:1073741823] auto[1] 44 1 T4 1 T380 1 T436 1
auto[1073741824:1207959551] auto[0] 65 1 T17 1 T74 1 T38 1
auto[1073741824:1207959551] auto[1] 56 1 T129 1 T5 1 T60 2
auto[1207959552:1342177279] auto[0] 64 1 T14 1 T39 1 T71 1
auto[1207959552:1342177279] auto[1] 45 1 T60 1 T94 1 T156 1
auto[1342177280:1476395007] auto[0] 46 1 T38 1 T39 1 T94 1
auto[1342177280:1476395007] auto[1] 56 1 T207 1 T307 1 T98 1
auto[1476395008:1610612735] auto[0] 42 1 T60 1 T95 1 T6 1
auto[1476395008:1610612735] auto[1] 45 1 T207 1 T65 1 T95 1
auto[1610612736:1744830463] auto[0] 59 1 T39 1 T60 1 T65 1
auto[1610612736:1744830463] auto[1] 58 1 T73 1 T48 1 T252 1
auto[1744830464:1879048191] auto[0] 49 1 T15 1 T71 1 T66 1
auto[1744830464:1879048191] auto[1] 51 1 T205 1 T60 1 T64 1
auto[1879048192:2013265919] auto[0] 47 1 T114 1 T65 1 T50 1
auto[1879048192:2013265919] auto[1] 57 1 T60 2 T29 1 T95 1
auto[2013265920:2147483647] auto[0] 42 1 T76 1 T94 1 T156 1
auto[2013265920:2147483647] auto[1] 47 1 T207 1 T70 1 T60 2
auto[2147483648:2281701375] auto[0] 65 1 T91 1 T114 1 T58 1
auto[2147483648:2281701375] auto[1] 42 1 T48 1 T101 1 T252 1
auto[2281701376:2415919103] auto[0] 45 1 T5 2 T70 1 T60 1
auto[2281701376:2415919103] auto[1] 53 1 T19 1 T60 2 T64 1
auto[2415919104:2550136831] auto[0] 45 1 T71 1 T60 1 T206 1
auto[2415919104:2550136831] auto[1] 50 1 T38 1 T39 1 T26 1
auto[2550136832:2684354559] auto[0] 45 1 T39 1 T114 1 T48 1
auto[2550136832:2684354559] auto[1] 46 1 T26 1 T48 1 T60 2
auto[2684354560:2818572287] auto[0] 44 1 T60 1 T29 1 T94 2
auto[2684354560:2818572287] auto[1] 62 1 T71 1 T60 2 T95 1
auto[2818572288:2952790015] auto[0] 47 1 T19 1 T60 1 T66 1
auto[2818572288:2952790015] auto[1] 61 1 T60 3 T206 1 T379 1
auto[2952790016:3087007743] auto[0] 45 1 T206 1 T213 1 T6 1
auto[2952790016:3087007743] auto[1] 55 1 T48 1 T95 1 T49 1
auto[3087007744:3221225471] auto[0] 50 1 T4 1 T114 1 T138 1
auto[3087007744:3221225471] auto[1] 61 1 T207 1 T60 2 T206 1
auto[3221225472:3355443199] auto[0] 42 1 T39 1 T114 1 T66 1
auto[3221225472:3355443199] auto[1] 45 1 T94 2 T24 1 T78 1
auto[3355443200:3489660927] auto[0] 57 1 T38 1 T66 1 T259 2
auto[3355443200:3489660927] auto[1] 64 1 T64 1 T134 1 T50 1
auto[3489660928:3623878655] auto[0] 49 1 T129 1 T5 1 T60 1
auto[3489660928:3623878655] auto[1] 59 1 T14 1 T73 1 T65 1
auto[3623878656:3758096383] auto[0] 54 1 T19 1 T71 1 T60 1
auto[3623878656:3758096383] auto[1] 67 1 T19 1 T5 1 T48 2
auto[3758096384:3892314111] auto[0] 47 1 T4 1 T114 1 T126 1
auto[3758096384:3892314111] auto[1] 50 1 T48 1 T64 1 T95 1
auto[3892314112:4026531839] auto[0] 39 1 T15 1 T48 1 T6 1
auto[3892314112:4026531839] auto[1] 69 1 T15 1 T48 1 T58 1
auto[4026531840:4160749567] auto[0] 55 1 T5 2 T207 1 T58 1
auto[4026531840:4160749567] auto[1] 49 1 T91 1 T92 2 T60 1
auto[4160749568:4294967295] auto[0] 53 1 T205 1 T60 2 T101 1
auto[4160749568:4294967295] auto[1] 64 1 T38 1 T116 1 T60 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%