Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
11059108 |
1 |
|
|
T4 |
2730 |
|
T10 |
47900 |
|
T11 |
96 |
auto[1] |
11058984 |
1 |
|
|
T4 |
2730 |
|
T10 |
47900 |
|
T11 |
96 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
21878561 |
1 |
|
|
T4 |
5460 |
|
T10 |
93928 |
|
T11 |
192 |
triple_byte_access |
79404 |
1 |
|
|
T10 |
620 |
|
T18 |
44 |
|
T19 |
152 |
halfword_access |
80295 |
1 |
|
|
T10 |
632 |
|
T18 |
34 |
|
T19 |
158 |
byte_access |
79832 |
1 |
|
|
T10 |
620 |
|
T18 |
52 |
|
T19 |
162 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
10939342 |
1 |
|
|
T4 |
2730 |
|
T10 |
46964 |
|
T11 |
96 |
auto[0] |
triple_byte_access |
39702 |
1 |
|
|
T10 |
310 |
|
T18 |
22 |
|
T19 |
76 |
auto[0] |
halfword_access |
40148 |
1 |
|
|
T10 |
316 |
|
T18 |
17 |
|
T19 |
79 |
auto[0] |
byte_access |
39916 |
1 |
|
|
T10 |
310 |
|
T18 |
26 |
|
T19 |
81 |
auto[1] |
word_access |
10939219 |
1 |
|
|
T4 |
2730 |
|
T10 |
46964 |
|
T11 |
96 |
auto[1] |
triple_byte_access |
39702 |
1 |
|
|
T10 |
310 |
|
T18 |
22 |
|
T19 |
76 |
auto[1] |
halfword_access |
40147 |
1 |
|
|
T10 |
316 |
|
T18 |
17 |
|
T19 |
79 |
auto[1] |
byte_access |
39916 |
1 |
|
|
T10 |
310 |
|
T18 |
26 |
|
T19 |
81 |