Unified Coverage Report :: Group :: kmac_env_pkg::kmac_env_cov::msg_len_cg

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv

---

Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	15	0	15	100.00

Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
msg_len	15	0	15	100.00	100	1	1	0

Summary for Variable msg_len

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	15	0	15	100.00

User Defined Bins for msg_len

Excluded/Illegal bins

NAME	COUNT	STATUS
remainder	10354	Excluded

Covered bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
len_7501_10000	9019	1			T1	38		T34	3		T35	30
len_5001_7500	14629	1			T1	36		T34	4		T35	30
len_2501_5000	9241	1			T1	36		T35	30		T37	5
len_1025_2500	5428	1			T1	22		T34	1		T35	16
len_769_1024	6534	1			T1	4		T2	7		T3	6
len_513_768	6949	1			T1	4		T2	9		T3	1
len_257_512	21560	1			T1	52		T2	4		T3	9
len_0_256	258307	1			T1	2017		T2	8		T3	6
len_keccak_block_sizes[72]	731	1			T1	3		T35	3		T36	2
len_keccak_block_sizes[104]	620	1			T1	3		T2	1		T35	3
len_keccak_block_sizes[136]	521	1			T1	3		T35	3		T38	2
len_keccak_block_sizes[144]	426	1			T1	3		T35	3		T42	2
len_keccak_block_sizes[168]	322	1			T1	3		T35	3		T199	3
len_1	752	1			T1	3		T35	3		T38	2
len_0	1209	1			T1	3		T35	3		T38	2