Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
10612055 |
1 |
|
|
T1 |
2730 |
|
T2 |
5743 |
|
T3 |
96 |
auto[1] |
10611992 |
1 |
|
|
T1 |
2730 |
|
T2 |
5743 |
|
T3 |
96 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
20986305 |
1 |
|
|
T1 |
5460 |
|
T2 |
11264 |
|
T3 |
192 |
triple_byte_access |
79210 |
1 |
|
|
T2 |
66 |
|
T6 |
4 |
|
T11 |
18 |
halfword_access |
79674 |
1 |
|
|
T2 |
76 |
|
T11 |
6 |
|
T43 |
60 |
byte_access |
78858 |
1 |
|
|
T2 |
80 |
|
T6 |
2 |
|
T11 |
8 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
10493184 |
1 |
|
|
T1 |
2730 |
|
T2 |
5632 |
|
T3 |
96 |
auto[0] |
triple_byte_access |
39605 |
1 |
|
|
T2 |
33 |
|
T6 |
2 |
|
T11 |
9 |
auto[0] |
halfword_access |
39837 |
1 |
|
|
T2 |
38 |
|
T11 |
3 |
|
T43 |
30 |
auto[0] |
byte_access |
39429 |
1 |
|
|
T2 |
40 |
|
T6 |
1 |
|
T11 |
4 |
auto[1] |
word_access |
10493121 |
1 |
|
|
T1 |
2730 |
|
T2 |
5632 |
|
T3 |
96 |
auto[1] |
triple_byte_access |
39605 |
1 |
|
|
T2 |
33 |
|
T6 |
2 |
|
T11 |
9 |
auto[1] |
halfword_access |
39837 |
1 |
|
|
T2 |
38 |
|
T11 |
3 |
|
T43 |
30 |
auto[1] |
byte_access |
39429 |
1 |
|
|
T2 |
40 |
|
T6 |
1 |
|
T11 |
4 |