Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
10838190 |
1 |
|
|
T3 |
3720 |
|
T4 |
96 |
|
T5 |
4001 |
auto[1] |
10838156 |
1 |
|
|
T3 |
3720 |
|
T4 |
96 |
|
T5 |
4001 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
21435978 |
1 |
|
|
T3 |
7440 |
|
T4 |
192 |
|
T5 |
7834 |
triple_byte_access |
80140 |
1 |
|
|
T5 |
48 |
|
T12 |
40 |
|
T13 |
54 |
halfword_access |
80384 |
1 |
|
|
T5 |
60 |
|
T12 |
44 |
|
T13 |
48 |
byte_access |
79844 |
1 |
|
|
T5 |
60 |
|
T12 |
50 |
|
T13 |
52 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
10718006 |
1 |
|
|
T3 |
3720 |
|
T4 |
96 |
|
T5 |
3917 |
auto[0] |
triple_byte_access |
40070 |
1 |
|
|
T5 |
24 |
|
T12 |
20 |
|
T13 |
27 |
auto[0] |
halfword_access |
40192 |
1 |
|
|
T5 |
30 |
|
T12 |
22 |
|
T13 |
24 |
auto[0] |
byte_access |
39922 |
1 |
|
|
T5 |
30 |
|
T12 |
25 |
|
T13 |
26 |
auto[1] |
word_access |
10717972 |
1 |
|
|
T3 |
3720 |
|
T4 |
96 |
|
T5 |
3917 |
auto[1] |
triple_byte_access |
40070 |
1 |
|
|
T5 |
24 |
|
T12 |
20 |
|
T13 |
27 |
auto[1] |
halfword_access |
40192 |
1 |
|
|
T5 |
30 |
|
T12 |
22 |
|
T13 |
24 |
auto[1] |
byte_access |
39922 |
1 |
|
|
T5 |
30 |
|
T12 |
25 |
|
T13 |
26 |