Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 10238 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 8823 1 T1 38 T35 17 T36 30
len_5001_7500 13906 1 T1 36 T35 17 T36 30
len_2501_5000 9076 1 T1 36 T35 17 T36 30
len_1025_2500 5342 1 T1 22 T35 10 T36 16
len_769_1024 5904 1 T1 4 T2 12 T3 4
len_513_768 6217 1 T1 4 T2 16 T3 7
len_257_512 20830 1 T1 52 T2 17 T3 5
len_0_256 254358 1 T1 2017 T2 17 T3 2
len_keccak_block_sizes[72] 712 1 T1 3 T35 2 T7 1
len_keccak_block_sizes[104] 621 1 T1 3 T35 2 T36 3
len_keccak_block_sizes[136] 523 1 T1 3 T35 2 T36 3
len_keccak_block_sizes[144] 418 1 T1 3 T35 2 T7 1
len_keccak_block_sizes[168] 321 1 T1 3 T2 1 T36 3
len_1 733 1 T1 3 T35 2 T36 3
len_0 1167 1 T1 3 T35 2 T36 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%