Group : tb.dut.kmac_cov_if::cmd_process_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tb.dut.kmac_cov_if::cmd_process_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_cov_0/kmac_cov_if.sv


Summary for Group tb.dut.kmac_cov_if::cmd_process_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 0 7 100.00


Variables for Group tb.dut.kmac_cov_if::cmd_process_cg
VARIABLE   EXPECTED   UNCOVERED   COVERED   PERCENT   GOAL   WEIGHT   AT LEAST   AUTO BIN MAX   COMMENT   
kmac_keccak_state 2 0 2 100.00 100 1 1 0
kmac_msgfifo_empty 2 0 2 100.00 100 1 1 0
kmac_msgfifo_full 2 0 2 100.00 100 1 1 0
kmac_msgfifo_has_data 1 0 1 100.00 100 1 1 0


Summary for Variable kmac_keccak_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for kmac_keccak_state

Bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
inactive 638374 1 T1 271 T2 209 T3 27
active 48412 1 T1 6 T2 44 T3 6


Summary for Variable kmac_msgfifo_empty

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for kmac_msgfifo_empty

Bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
not_empty 36138 1 T1 9 T2 49 T3 9
empty 650648 1 T1 268 T2 204 T3 24


Summary for Variable kmac_msgfifo_full

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for kmac_msgfifo_full

Bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
not_full 686560 1 T1 277 T2 253 T3 31
full 226 1 T3 2 T17 2 T18 10


Summary for Variable kmac_msgfifo_has_data

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for kmac_msgfifo_has_data

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
has_data 31625 1 T1 8 T2 38 T3 8