Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
10119938 |
1 |
|
|
T1 |
246 |
|
T2 |
2992 |
|
T3 |
4678 |
auto[1] |
10119894 |
1 |
|
|
T1 |
246 |
|
T2 |
2992 |
|
T3 |
4678 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
20010092 |
1 |
|
|
T1 |
484 |
|
T2 |
5984 |
|
T3 |
9316 |
triple_byte_access |
76594 |
1 |
|
|
T1 |
4 |
|
T3 |
14 |
|
T30 |
84 |
halfword_access |
76684 |
1 |
|
|
T3 |
12 |
|
T30 |
100 |
|
T7 |
14 |
byte_access |
76462 |
1 |
|
|
T1 |
4 |
|
T3 |
14 |
|
T30 |
118 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
10005068 |
1 |
|
|
T1 |
242 |
|
T2 |
2992 |
|
T3 |
4658 |
auto[0] |
triple_byte_access |
38297 |
1 |
|
|
T1 |
2 |
|
T3 |
7 |
|
T30 |
42 |
auto[0] |
halfword_access |
38342 |
1 |
|
|
T3 |
6 |
|
T30 |
50 |
|
T7 |
7 |
auto[0] |
byte_access |
38231 |
1 |
|
|
T1 |
2 |
|
T3 |
7 |
|
T30 |
59 |
auto[1] |
word_access |
10005024 |
1 |
|
|
T1 |
242 |
|
T2 |
2992 |
|
T3 |
4658 |
auto[1] |
triple_byte_access |
38297 |
1 |
|
|
T1 |
2 |
|
T3 |
7 |
|
T30 |
42 |
auto[1] |
halfword_access |
38342 |
1 |
|
|
T3 |
6 |
|
T30 |
50 |
|
T7 |
7 |
auto[1] |
byte_access |
38231 |
1 |
|
|
T1 |
2 |
|
T3 |
7 |
|
T30 |
59 |