Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 10229 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 8657 1 T1 30 T15 30 T35 30
len_5001_7500 13778 1 T1 30 T15 30 T35 30
len_2501_5000 9011 1 T1 30 T15 30 T35 30
len_1025_2500 5299 1 T1 16 T15 16 T35 16
len_769_1024 6293 1 T1 4 T15 4 T16 5
len_513_768 6617 1 T1 2 T15 2 T16 9
len_257_512 20981 1 T1 244 T15 244 T16 5
len_0_256 255942 1 T1 1897 T15 1897 T16 5
len_keccak_block_sizes[72] 709 1 T1 3 T15 3 T35 3
len_keccak_block_sizes[104] 620 1 T1 3 T15 3 T35 3
len_keccak_block_sizes[136] 515 1 T1 3 T15 3 T35 3
len_keccak_block_sizes[144] 416 1 T1 3 T15 3 T18 1
len_keccak_block_sizes[168] 322 1 T1 3 T15 3 T18 1
len_1 730 1 T1 3 T15 3 T35 3
len_0 1159 1 T1 3 T15 3 T35 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%