Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 275 1 T136 4 T137 4 T138 4
all_values[1] 275 1 T136 4 T137 4 T138 4
all_values[2] 275 1 T136 4 T137 4 T138 4


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 434 1 T136 8 T137 7 T138 6
auto[1] 391 1 T136 4 T137 5 T138 6


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 381 1 T136 7 T137 7 T138 5
auto[1] 444 1 T136 5 T137 5 T138 7


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 491 1 T136 8 T137 8 T138 6
auto[1] 334 1 T136 4 T137 4 T138 6


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 52 1 T136 1 T137 4 T180 1
all_values[0] auto[0] auto[0] auto[1] 35 1 T138 1 T181 1 T182 1
all_values[0] auto[0] auto[1] auto[0] 49 1 T136 1 T138 1 T180 1
all_values[0] auto[0] auto[1] auto[1] 32 1 T180 2 T181 1 T183 1
all_values[0] auto[1] auto[0] auto[1] 53 1 T136 2 T138 1 T181 2
all_values[0] auto[1] auto[1] auto[1] 54 1 T138 1 T180 3 T183 2
all_values[1] auto[0] auto[0] auto[0] 86 1 T136 2 T137 2 T138 2
all_values[1] auto[0] auto[1] auto[0] 66 1 T136 1 T137 1 T180 3
all_values[1] auto[1] auto[0] auto[1] 59 1 T136 1 T137 1 T181 1
all_values[1] auto[1] auto[1] auto[1] 64 1 T138 2 T180 4 T181 4
all_values[2] auto[0] auto[0] auto[0] 70 1 T180 4 T181 3 T183 2
all_values[2] auto[0] auto[0] auto[1] 24 1 T136 1 T182 1 T184 2
all_values[2] auto[0] auto[1] auto[0] 58 1 T136 2 T138 2 T181 2
all_values[2] auto[0] auto[1] auto[1] 19 1 T137 1 T180 1 T181 1
all_values[2] auto[1] auto[0] auto[1] 55 1 T136 1 T138 2 T181 1
all_values[2] auto[1] auto[1] auto[1] 49 1 T137 3 T180 2 T171 1


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%