Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 10322 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 8792 1 T1 38 T30 24 T31 38
len_5001_7500 13973 1 T1 36 T30 24 T31 36
len_2501_5000 9135 1 T1 36 T30 24 T31 36
len_1025_2500 5362 1 T1 22 T30 14 T31 22
len_769_1024 5974 1 T1 4 T2 20 T3 22
len_513_768 6311 1 T1 4 T2 19 T3 23
len_257_512 20853 1 T1 52 T2 37 T3 17
len_0_256 256861 1 T1 2017 T2 25 T3 22
len_keccak_block_sizes[72] 717 1 T1 3 T2 1 T30 2
len_keccak_block_sizes[104] 619 1 T1 3 T30 2 T31 3
len_keccak_block_sizes[136] 513 1 T1 3 T31 3 T33 2
len_keccak_block_sizes[144] 426 1 T1 3 T31 3 T51 2
len_keccak_block_sizes[168] 325 1 T1 3 T3 1 T31 3
len_1 749 1 T1 3 T30 2 T31 3
len_0 1204 1 T1 3 T30 2 T31 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%