Unified Coverage Report :: Group :: kmac_env_pkg::kmac_env_cov::msg_len_cg

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv

---

Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	15	0	15	100.00

Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
msg_len	15	0	15	100.00	100	1	1	0

Summary for Variable msg_len

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	15	0	15	100.00

User Defined Bins for msg_len

Excluded/Illegal bins

NAME	COUNT	STATUS
remainder	10279	Excluded

Covered bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
len_7501_10000	8796	1			T1	30		T2	30		T3	30
len_5001_7500	14328	1			T1	30		T2	30		T3	30
len_2501_5000	9158	1			T1	30		T2	30		T3	30
len_1025_2500	5391	1			T1	16		T2	16		T3	16
len_769_1024	6155	1			T1	4		T2	4		T3	4
len_513_768	6495	1			T1	2		T2	2		T3	2
len_257_512	21203	1			T1	244		T2	244		T3	244
len_0_256	256904	1			T1	1897		T2	1897		T3	1897
len_keccak_block_sizes[72]	716	1			T1	3		T2	3		T3	3
len_keccak_block_sizes[104]	627	1			T1	3		T2	3		T3	3
len_keccak_block_sizes[136]	522	1			T1	3		T2	3		T3	3
len_keccak_block_sizes[144]	419	1			T1	3		T2	3		T3	3
len_keccak_block_sizes[168]	316	1			T1	3		T2	3		T3	3
len_1	742	1			T1	3		T2	3		T3	3
len_0	1159	1			T1	3		T2	3		T3	3