Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 272 1 T144 4 T145 4 T146 4
all_values[1] 272 1 T144 4 T145 4 T146 4
all_values[2] 272 1 T144 4 T145 4 T146 4


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 427 1 T144 4 T145 8 T146 6
auto[1] 389 1 T144 8 T145 4 T146 6


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 361 1 T144 5 T145 6 T146 6
auto[1] 455 1 T144 7 T145 6 T146 6


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 465 1 T144 7 T145 7 T146 8
auto[1] 351 1 T144 5 T145 5 T146 4


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 55 1 T145 2 T146 1 T180 2
all_values[0] auto[0] auto[0] auto[1] 25 1 T181 1 T182 2 T183 1
all_values[0] auto[0] auto[1] auto[0] 50 1 T145 1 T146 1 T180 1
all_values[0] auto[0] auto[1] auto[1] 26 1 T144 1 T146 1 T174 1
all_values[0] auto[1] auto[0] auto[1] 67 1 T144 1 T145 1 T174 2
all_values[0] auto[1] auto[1] auto[1] 49 1 T144 2 T146 1 T180 1
all_values[1] auto[0] auto[0] auto[0] 71 1 T144 1 T145 2 T146 1
all_values[1] auto[0] auto[1] auto[0] 86 1 T144 3 T145 1 T146 2
all_values[1] auto[1] auto[0] auto[1] 59 1 T145 1 T180 1 T184 2
all_values[1] auto[1] auto[1] auto[1] 56 1 T146 1 T180 1 T185 1
all_values[2] auto[0] auto[0] auto[0] 66 1 T144 1 T146 1 T180 4
all_values[2] auto[0] auto[0] auto[1] 21 1 T145 1 T146 1 T185 1
all_values[2] auto[0] auto[1] auto[0] 33 1 T184 1 T185 1 T174 2
all_values[2] auto[0] auto[1] auto[1] 32 1 T144 1 T184 1 T186 2
all_values[2] auto[1] auto[0] auto[1] 63 1 T144 1 T145 1 T146 2
all_values[2] auto[1] auto[1] auto[1] 57 1 T144 1 T145 2 T184 1


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%