Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
7914834 |
1 |
|
|
T1 |
2003 |
|
T3 |
96 |
|
T18 |
3720 |
auto[1] |
7914762 |
1 |
|
|
T1 |
2003 |
|
T3 |
96 |
|
T18 |
3720 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
15707250 |
1 |
|
|
T1 |
3990 |
|
T3 |
192 |
|
T18 |
7440 |
triple_byte_access |
40726 |
1 |
|
|
T1 |
2 |
|
T7 |
46 |
|
T8 |
108 |
halfword_access |
41230 |
1 |
|
|
T1 |
14 |
|
T7 |
72 |
|
T8 |
60 |
byte_access |
40390 |
1 |
|
|
T7 |
54 |
|
T8 |
90 |
|
T9 |
48 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
7853661 |
1 |
|
|
T1 |
1995 |
|
T3 |
96 |
|
T18 |
3720 |
auto[0] |
triple_byte_access |
20363 |
1 |
|
|
T1 |
1 |
|
T7 |
23 |
|
T8 |
54 |
auto[0] |
halfword_access |
20615 |
1 |
|
|
T1 |
7 |
|
T7 |
36 |
|
T8 |
30 |
auto[0] |
byte_access |
20195 |
1 |
|
|
T7 |
27 |
|
T8 |
45 |
|
T9 |
24 |
auto[1] |
word_access |
7853589 |
1 |
|
|
T1 |
1995 |
|
T3 |
96 |
|
T18 |
3720 |
auto[1] |
triple_byte_access |
20363 |
1 |
|
|
T1 |
1 |
|
T7 |
23 |
|
T8 |
54 |
auto[1] |
halfword_access |
20615 |
1 |
|
|
T1 |
7 |
|
T7 |
36 |
|
T8 |
30 |
auto[1] |
byte_access |
20195 |
1 |
|
|
T7 |
27 |
|
T8 |
45 |
|
T9 |
24 |