Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
7721686 |
1 |
|
|
T3 |
1643 |
|
T6 |
5430 |
|
T17 |
96 |
auto[1] |
7721649 |
1 |
|
|
T3 |
1643 |
|
T6 |
5430 |
|
T17 |
96 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
15325724 |
1 |
|
|
T3 |
3272 |
|
T6 |
10808 |
|
T17 |
192 |
triple_byte_access |
39362 |
1 |
|
|
T3 |
4 |
|
T6 |
20 |
|
T7 |
70 |
halfword_access |
39062 |
1 |
|
|
T3 |
4 |
|
T6 |
16 |
|
T7 |
56 |
byte_access |
39187 |
1 |
|
|
T3 |
6 |
|
T6 |
16 |
|
T7 |
74 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
7662880 |
1 |
|
|
T3 |
1636 |
|
T6 |
5404 |
|
T17 |
96 |
auto[0] |
triple_byte_access |
19681 |
1 |
|
|
T3 |
2 |
|
T6 |
10 |
|
T7 |
35 |
auto[0] |
halfword_access |
19531 |
1 |
|
|
T3 |
2 |
|
T6 |
8 |
|
T7 |
28 |
auto[0] |
byte_access |
19594 |
1 |
|
|
T3 |
3 |
|
T6 |
8 |
|
T7 |
37 |
auto[1] |
word_access |
7662844 |
1 |
|
|
T3 |
1636 |
|
T6 |
5404 |
|
T17 |
96 |
auto[1] |
triple_byte_access |
19681 |
1 |
|
|
T3 |
2 |
|
T6 |
10 |
|
T7 |
35 |
auto[1] |
halfword_access |
19531 |
1 |
|
|
T3 |
2 |
|
T6 |
8 |
|
T7 |
28 |
auto[1] |
byte_access |
19593 |
1 |
|
|
T3 |
3 |
|
T6 |
8 |
|
T7 |
37 |