Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 272 1 T141 4 T142 7 T143 4
all_values[1] 272 1 T141 4 T142 7 T143 4
all_values[2] 272 1 T141 4 T142 7 T143 4


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 438 1 T141 6 T142 12 T143 6
auto[1] 378 1 T141 6 T142 9 T143 6


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 381 1 T141 3 T142 7 T143 5
auto[1] 435 1 T141 9 T142 14 T143 7


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 496 1 T141 6 T142 11 T143 8
auto[1] 320 1 T141 6 T142 10 T143 4


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 58 1 T142 1 T185 2 T180 1
all_values[0] auto[0] auto[0] auto[1] 27 1 T143 2 T186 2 T187 2
all_values[0] auto[0] auto[1] auto[0] 43 1 T142 1 T188 4 T185 1
all_values[0] auto[0] auto[1] auto[1] 31 1 T141 1 T142 1 T188 2
all_values[0] auto[1] auto[0] auto[1] 59 1 T142 3 T188 1 T186 1
all_values[0] auto[1] auto[1] auto[1] 54 1 T141 3 T142 1 T143 2
all_values[1] auto[0] auto[0] auto[0] 88 1 T141 3 T142 2 T143 3
all_values[1] auto[0] auto[1] auto[0] 81 1 T142 2 T188 1 T186 1
all_values[1] auto[1] auto[0] auto[1] 57 1 T141 1 T142 1 T188 4
all_values[1] auto[1] auto[1] auto[1] 46 1 T142 2 T143 1 T188 1
all_values[2] auto[0] auto[0] auto[0] 63 1 T142 1 T143 1 T188 1
all_values[2] auto[0] auto[0] auto[1] 26 1 T141 1 T142 2 T188 1
all_values[2] auto[0] auto[1] auto[0] 48 1 T143 1 T186 2 T185 2
all_values[2] auto[0] auto[1] auto[1] 31 1 T141 1 T142 1 T143 1
all_values[2] auto[1] auto[0] auto[1] 60 1 T141 1 T142 2 T188 2
all_values[2] auto[1] auto[1] auto[1] 44 1 T141 1 T142 1 T143 1


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%