Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 322 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 2552 1 T15 8 T38 35 T16 1
len_5001_7500 5924 1 T15 23 T38 84 T16 3
len_2501_5000 1376 1 T15 2 T38 17 T16 1
len_1025_2500 881 1 T15 2 T38 18 T39 7
len_769_1024 5159 1 T2 20 T7 1 T22 15
len_513_768 5580 1 T2 25 T7 3 T22 14
len_257_512 5601 1 T2 27 T7 3 T22 13
len_0_256 22070 1 T1 30 T2 29 T7 4
len_keccak_block_sizes[72] 33 1 T20 1 T57 1 T60 1
len_keccak_block_sizes[104] 25 1 T57 1 T141 1 T17 1
len_keccak_block_sizes[136] 22 1 T57 1 T178 1 T19 1
len_keccak_block_sizes[144] 27 1 T2 1 T8 3 T57 1
len_keccak_block_sizes[168] 28 1 T80 1 T179 1 T180 1
len_1 52 1 T57 1 T60 1 T181 3
len_0 467 1 T1 1 T15 2 T20 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%