Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 255 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 2380 1 T1 5 T33 14 T40 30
len_5001_7500 5645 1 T1 14 T33 31 T40 53
len_2501_5000 1362 1 T1 3 T33 9 T40 12
len_1025_2500 802 1 T33 3 T40 4 T15 1
len_769_1024 5167 1 T1 1 T3 26 T7 3
len_513_768 5671 1 T3 23 T33 2 T7 5
len_257_512 6042 1 T1 1 T3 22 T33 1
len_0_256 20323 1 T1 2 T2 3 T3 16
len_keccak_block_sizes[72] 43 1 T8 1 T15 1 T179 1
len_keccak_block_sizes[104] 32 1 T41 1 T106 1 T72 1
len_keccak_block_sizes[136] 26 1 T21 1 T179 1 T178 1
len_keccak_block_sizes[144] 29 1 T179 1 T180 1 T181 1
len_keccak_block_sizes[168] 27 1 T8 1 T23 1 T165 1
len_1 74 1 T72 1 T138 1 T179 1
len_0 466 1 T1 1 T33 2 T36 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%