Group : kmac_env_pkg::kmac_env_cov::state_read_mask_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group kmac_env_pkg::kmac_env_cov::state_read_mask_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 8 0 8 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::state_read_mask_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
share 2 0 2 100.00 100 1 1 2
state_read_mask 4 0 4 100.00 100 1 1 0


Crosses for Group kmac_env_pkg::kmac_env_cov::state_read_mask_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
state_mask_share_cross 8 0 8 100.00 100 1 1 0


Summary for Variable share

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for share

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 6528736 1 T1 1260 T2 1015 T3 1096
auto[1] 6528692 1 T1 1260 T2 1015 T3 1096



Summary for Variable state_read_mask

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 0 4 100.00


User Defined Bins for state_read_mask

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
word_access 12990696 1 T1 2520 T2 2030 T3 2192
triple_byte_access 22248 1 T20 14 T29 74 T9 2
halfword_access 22228 1 T20 14 T29 110 T9 2
byte_access 22256 1 T20 14 T29 98 T9 4



Summary for Cross state_mask_share_cross

Samples crossed: share state_read_mask
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 8 0 8 100.00


Automatically Generated Cross Bins for state_mask_share_cross

Bins
sharestate_read_maskCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] word_access 6495370 1 T1 1260 T2 1015 T3 1096
auto[0] triple_byte_access 11124 1 T20 7 T29 37 T9 1
auto[0] halfword_access 11114 1 T20 7 T29 55 T9 1
auto[0] byte_access 11128 1 T20 7 T29 49 T9 2
auto[1] word_access 6495326 1 T1 1260 T2 1015 T3 1096
auto[1] triple_byte_access 11124 1 T20 7 T29 37 T9 1
auto[1] halfword_access 11114 1 T20 7 T29 55 T9 1
auto[1] byte_access 11128 1 T20 7 T29 49 T9 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%