Unified Coverage Report :: Cond split page

Go back

 LINE       2793
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2796
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2799
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2802
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2805
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2808
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2811
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2814
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2817
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2820
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2823
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2826
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2829
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2832
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2835
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2838
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2841
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2844
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2847
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2850
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2853
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2856
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2859
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2862
 EXPRESSION (addr_hit[36] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2865
 EXPRESSION (addr_hit[37] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2868
 EXPRESSION (addr_hit[38] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2871
 EXPRESSION (addr_hit[39] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2874
 EXPRESSION (addr_hit[40] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2877
 EXPRESSION (addr_hit[41] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2880
 EXPRESSION (addr_hit[42] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2883
 EXPRESSION (addr_hit[43] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2886
 EXPRESSION (addr_hit[44] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T1,T2,T3

 LINE       2889
 EXPRESSION (addr_hit[45] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2892
 EXPRESSION (addr_hit[46] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2895
 EXPRESSION (addr_hit[47] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2898
 EXPRESSION (addr_hit[48] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2901
 EXPRESSION (addr_hit[49] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2904
 EXPRESSION (addr_hit[50] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2907
 EXPRESSION (addr_hit[51] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2910
 EXPRESSION (addr_hit[52] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2913
 EXPRESSION (addr_hit[53] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2916
 EXPRESSION (addr_hit[54] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       2919
 EXPRESSION (addr_hit[55] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T30,T31,T20
1	1	0	Covered	T68,T69,T77
1	1	1	Covered	T30,T31,T20

 LINE       3272
 SUB-EXPRESSION (rst_done & shadow_rst_done)
                 ----1---   -------2-------

-1-	-2-	Status	Tests
0	1	Covered	T96,T97,T98
1	0	Covered	T98,T105,T114
1	1	Covered	T1,T2,T3