Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
6239098 |
1 |
|
|
T1 |
3248 |
|
T2 |
1168 |
|
T3 |
48 |
auto[1] |
6239029 |
1 |
|
|
T1 |
3248 |
|
T2 |
1168 |
|
T3 |
48 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
12415797 |
1 |
|
|
T1 |
6478 |
|
T2 |
2336 |
|
T3 |
96 |
triple_byte_access |
20780 |
1 |
|
|
T1 |
8 |
|
T29 |
68 |
|
T9 |
2 |
halfword_access |
20712 |
1 |
|
|
T1 |
2 |
|
T29 |
50 |
|
T9 |
6 |
byte_access |
20838 |
1 |
|
|
T1 |
8 |
|
T29 |
52 |
|
T9 |
2 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
6207933 |
1 |
|
|
T1 |
3239 |
|
T2 |
1168 |
|
T3 |
48 |
auto[0] |
triple_byte_access |
10390 |
1 |
|
|
T1 |
4 |
|
T29 |
34 |
|
T9 |
1 |
auto[0] |
halfword_access |
10356 |
1 |
|
|
T1 |
1 |
|
T29 |
25 |
|
T9 |
3 |
auto[0] |
byte_access |
10419 |
1 |
|
|
T1 |
4 |
|
T29 |
26 |
|
T9 |
1 |
auto[1] |
word_access |
6207864 |
1 |
|
|
T1 |
3239 |
|
T2 |
1168 |
|
T3 |
48 |
auto[1] |
triple_byte_access |
10390 |
1 |
|
|
T1 |
4 |
|
T29 |
34 |
|
T9 |
1 |
auto[1] |
halfword_access |
10356 |
1 |
|
|
T1 |
1 |
|
T29 |
25 |
|
T9 |
3 |
auto[1] |
byte_access |
10419 |
1 |
|
|
T1 |
4 |
|
T29 |
26 |
|
T9 |
1 |