Group : kmac_env_pkg::kmac_env_cov::state_read_mask_cg
dashboard | hierarchy | modlist | groups | tests | asserts


Summary for Group kmac_env_pkg::kmac_env_cov::state_read_mask_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 8 0 8 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::state_read_mask_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
share 2 0 2 100.00 100 1 1 2
state_read_mask 4 0 4 100.00 100 1 1 0


Crosses for Group kmac_env_pkg::kmac_env_cov::state_read_mask_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
state_mask_share_cross 8 0 8 100.00 100 1 1 0


Summary for Variable share

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for share

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 6056513 1 T11 48 T12 48 T13 1168
auto[1] 6056488 1 T11 48 T12 48 T13 1168



Summary for Variable state_read_mask

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 0 4 100.00


User Defined Bins for state_read_mask

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
word_access 12051543 1 T11 96 T12 96 T13 2336
triple_byte_access 20638 1 T9 2 T29 26 T10 14
halfword_access 20298 1 T9 2 T29 30 T10 2
byte_access 20522 1 T9 4 T29 36 T10 8



Summary for Cross state_mask_share_cross

Samples crossed: share state_read_mask
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 8 0 8 100.00


Automatically Generated Cross Bins for state_mask_share_cross

Bins
sharestate_read_maskCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] word_access 6025784 1 T11 48 T12 48 T13 1168
auto[0] triple_byte_access 10319 1 T9 1 T29 13 T10 7
auto[0] halfword_access 10149 1 T9 1 T29 15 T10 1
auto[0] byte_access 10261 1 T9 2 T29 18 T10 4
auto[1] word_access 6025759 1 T11 48 T12 48 T13 1168
auto[1] triple_byte_access 10319 1 T9 1 T29 13 T10 7
auto[1] halfword_access 10149 1 T9 1 T29 15 T10 1
auto[1] byte_access 10261 1 T9 2 T29 18 T10 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%