Group : tb.dut.kmac_cov_if::cmd_process_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tb.dut.kmac_cov_if::cmd_process_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_kmac_cov_0/kmac_cov_if.sv



Summary for Group tb.dut.kmac_cov_if::cmd_process_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 7 0 7 100.00


Variables for Group tb.dut.kmac_cov_if::cmd_process_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
kmac_keccak_state 2 0 2 100.00 100 1 1 0
kmac_msgfifo_empty 2 0 2 100.00 100 1 1 0
kmac_msgfifo_full 2 0 2 100.00 100 1 1 0
kmac_msgfifo_has_data 1 0 1 100.00 100 1 1 0


Summary for Variable kmac_keccak_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for kmac_keccak_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
inactive 694591 1 T1 1 T3 1 T52 1
active 12152 1 T5 9 T6 1 T13 57



Summary for Variable kmac_msgfifo_empty

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for kmac_msgfifo_empty

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
not_empty 10704 1 T13 76 T15 15 T16 2
empty 696039 1 T1 1 T3 1 T52 1



Summary for Variable kmac_msgfifo_full

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 0 2 100.00


User Defined Bins for kmac_msgfifo_full

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
not_full 706599 1 T1 1 T3 1 T52 1
full 144 1 T28 2 T34 2 T38 7



Summary for Variable kmac_msgfifo_has_data

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for kmac_msgfifo_has_data

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
has_data 6067 1 T13 35 T15 6 T28 103

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%