Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 0 18 100.00


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 0 18 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 269 1 T2 4 T55 4 T89 4
all_values[1] 269 1 T2 4 T55 4 T89 4
all_values[2] 269 1 T2 4 T55 4 T89 4


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 444 1 T2 8 T55 7 T89 6
auto[1] 363 1 T2 4 T55 5 T89 6


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 328 1 T2 5 T55 2 T89 6
auto[1] 479 1 T2 7 T55 10 T89 6


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 494 1 T2 6 T55 6 T89 8
auto[1] 313 1 T2 6 T55 6 T89 4


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 0 18 100.00
Automatically Generated Cross Bins 18 0 18 100.00
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 65 1 T89 1 T57 1 T58 2
all_values[0] auto[0] auto[0] auto[1] 25 1 T89 1 T58 1 T56 2
all_values[0] auto[0] auto[1] auto[0] 65 1 T2 2 T57 3 T148 1
all_values[0] auto[0] auto[1] auto[1] 24 1 T55 2 T56 2 T130 2
all_values[0] auto[1] auto[0] auto[1] 46 1 T2 2 T55 1 T89 2
all_values[0] auto[1] auto[1] auto[1] 44 1 T55 1 T56 1 T148 2
all_values[1] auto[0] auto[0] auto[0] 62 1 T55 1 T89 2 T56 3
all_values[1] auto[0] auto[0] auto[1] 31 1 T2 1 T55 1 T57 1
all_values[1] auto[0] auto[1] auto[0] 39 1 T89 2 T58 1 T56 1
all_values[1] auto[0] auto[1] auto[1] 26 1 T57 1 T58 3 T148 3
all_values[1] auto[1] auto[0] auto[1] 71 1 T2 3 T55 1 T57 2
all_values[1] auto[1] auto[1] auto[1] 40 1 T55 1 T58 1 T148 2
all_values[2] auto[0] auto[0] auto[0] 43 1 T2 1 T55 1 T57 1
all_values[2] auto[0] auto[0] auto[1] 31 1 T149 1 T150 1 T151 1
all_values[2] auto[0] auto[1] auto[0] 54 1 T2 2 T89 1 T58 2
all_values[2] auto[0] auto[1] auto[1] 29 1 T55 1 T89 1 T57 1
all_values[2] auto[1] auto[0] auto[1] 70 1 T2 1 T55 2 T57 2
all_values[2] auto[1] auto[1] auto[1] 42 1 T89 2 T58 1 T56 2


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%