Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
11644793 |
1 |
|
|
T4 |
2730 |
|
T5 |
4939 |
|
T6 |
8852 |
auto[1] |
27098716 |
1 |
|
|
T4 |
19500 |
|
T5 |
7886 |
|
T6 |
13674 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
38619787 |
1 |
|
|
T4 |
22230 |
|
T5 |
12777 |
|
T6 |
22489 |
triple_byte_access |
41237 |
1 |
|
|
T5 |
15 |
|
T6 |
9 |
|
T16 |
30 |
halfword_access |
41445 |
1 |
|
|
T5 |
18 |
|
T6 |
13 |
|
T16 |
33 |
byte_access |
41040 |
1 |
|
|
T5 |
15 |
|
T6 |
15 |
|
T16 |
29 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
3 |
5 |
62.50 |
3 |
Automatically Generated Cross Bins for state_mask_share_cross
Uncovered bins
share | state_read_mask | COUNT | AT LEAST | NUMBER | STATUS |
[auto[1]] |
[triple_byte_access , halfword_access , byte_access] |
-- |
-- |
3 |
|
Covered bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
11521071 |
1 |
|
|
T4 |
2730 |
|
T5 |
4891 |
|
T6 |
8815 |
auto[0] |
triple_byte_access |
41237 |
1 |
|
|
T5 |
15 |
|
T6 |
9 |
|
T16 |
30 |
auto[0] |
halfword_access |
41445 |
1 |
|
|
T5 |
18 |
|
T6 |
13 |
|
T16 |
33 |
auto[0] |
byte_access |
41040 |
1 |
|
|
T5 |
15 |
|
T6 |
15 |
|
T16 |
29 |
auto[1] |
word_access |
27098716 |
1 |
|
|
T4 |
19500 |
|
T5 |
7886 |
|
T6 |
13674 |