Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
11353345 |
1 |
|
|
T4 |
346 |
|
T5 |
1213 |
|
T6 |
16701 |
auto[1] |
26695811 |
1 |
|
|
T4 |
492 |
|
T5 |
1904 |
|
T6 |
25584 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
37926292 |
1 |
|
|
T4 |
837 |
|
T5 |
3111 |
|
T6 |
42223 |
triple_byte_access |
40923 |
1 |
|
|
T4 |
1 |
|
T5 |
3 |
|
T6 |
22 |
halfword_access |
41097 |
1 |
|
|
T5 |
1 |
|
T6 |
18 |
|
T11 |
48 |
byte_access |
40844 |
1 |
|
|
T5 |
2 |
|
T6 |
22 |
|
T11 |
34 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
3 |
5 |
62.50 |
3 |
Automatically Generated Cross Bins for state_mask_share_cross
Uncovered bins
share | state_read_mask | COUNT | AT LEAST | NUMBER | STATUS |
[auto[1]] |
[triple_byte_access , halfword_access , byte_access] |
-- |
-- |
3 |
|
Covered bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
11230481 |
1 |
|
|
T4 |
345 |
|
T5 |
1207 |
|
T6 |
16639 |
auto[0] |
triple_byte_access |
40923 |
1 |
|
|
T4 |
1 |
|
T5 |
3 |
|
T6 |
22 |
auto[0] |
halfword_access |
41097 |
1 |
|
|
T5 |
1 |
|
T6 |
18 |
|
T11 |
48 |
auto[0] |
byte_access |
40844 |
1 |
|
|
T5 |
2 |
|
T6 |
22 |
|
T11 |
34 |
auto[1] |
word_access |
26695811 |
1 |
|
|
T4 |
492 |
|
T5 |
1904 |
|
T6 |
25584 |