Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 0 18 100.00


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 0 18 100.00 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 278 1 T62 7 T63 7 T64 4
all_values[1] 278 1 T62 7 T63 7 T64 4
all_values[2] 278 1 T62 7 T63 7 T64 4


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 484 1 T62 7 T63 17 T64 4
auto[1] 350 1 T62 14 T63 4 T64 8


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 307 1 T62 7 T63 10 T64 4
auto[1] 527 1 T62 14 T63 11 T64 8


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 481 1 T62 12 T63 12 T64 7
auto[1] 353 1 T62 9 T63 9 T64 5


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 0 18 100.00
Automatically Generated Cross Bins 18 0 18 100.00
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 67 1 T62 1 T63 5 T110 1
all_values[0] auto[0] auto[0] auto[1] 21 1 T110 1 T167 2 T169 1
all_values[0] auto[0] auto[1] auto[0] 57 1 T62 3 T64 1 T110 1
all_values[0] auto[0] auto[1] auto[1] 30 1 T110 1 T111 1 T168 1
all_values[0] auto[1] auto[0] auto[1] 67 1 T62 1 T63 1 T110 1
all_values[0] auto[1] auto[1] auto[1] 36 1 T62 2 T63 1 T64 3
all_values[1] auto[0] auto[0] auto[0] 46 1 T110 1 T111 5 T168 2
all_values[1] auto[0] auto[0] auto[1] 38 1 T63 1 T64 1 T110 2
all_values[1] auto[0] auto[1] auto[0] 34 1 T62 1 T64 1 T153 1
all_values[1] auto[0] auto[1] auto[1] 29 1 T62 4 T64 1 T168 2
all_values[1] auto[1] auto[0] auto[1] 72 1 T62 1 T63 4 T110 2
all_values[1] auto[1] auto[1] auto[1] 59 1 T62 1 T63 2 T64 1
all_values[2] auto[0] auto[0] auto[0] 56 1 T62 1 T63 4 T64 2
all_values[2] auto[0] auto[0] auto[1] 34 1 T63 1 T110 1 T168 1
all_values[2] auto[0] auto[1] auto[0] 47 1 T62 1 T63 1 T110 2
all_values[2] auto[0] auto[1] auto[1] 22 1 T62 1 T64 1 T153 1
all_values[2] auto[1] auto[0] auto[1] 83 1 T62 3 T63 1 T64 1
all_values[2] auto[1] auto[1] auto[1] 36 1 T62 1 T111 1 T168 2


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%