Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
11153300 |
1 |
|
|
T5 |
3936 |
|
T6 |
20951 |
|
T7 |
6112 |
auto[1] |
26318494 |
1 |
|
|
T5 |
12300 |
|
T6 |
31236 |
|
T7 |
11112 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
37350633 |
1 |
|
|
T5 |
16236 |
|
T6 |
52105 |
|
T7 |
17117 |
triple_byte_access |
40276 |
1 |
|
|
T6 |
29 |
|
T7 |
34 |
|
T15 |
11 |
halfword_access |
40717 |
1 |
|
|
T6 |
30 |
|
T7 |
36 |
|
T15 |
6 |
byte_access |
40168 |
1 |
|
|
T6 |
23 |
|
T7 |
37 |
|
T15 |
14 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
3 |
5 |
62.50 |
3 |
Automatically Generated Cross Bins for state_mask_share_cross
Uncovered bins
share | state_read_mask | COUNT | AT LEAST | NUMBER | STATUS |
[auto[1]] |
[triple_byte_access , halfword_access , byte_access] |
-- |
-- |
3 |
|
Covered bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
11032139 |
1 |
|
|
T5 |
3936 |
|
T6 |
20869 |
|
T7 |
6005 |
auto[0] |
triple_byte_access |
40276 |
1 |
|
|
T6 |
29 |
|
T7 |
34 |
|
T15 |
11 |
auto[0] |
halfword_access |
40717 |
1 |
|
|
T6 |
30 |
|
T7 |
36 |
|
T15 |
6 |
auto[0] |
byte_access |
40168 |
1 |
|
|
T6 |
23 |
|
T7 |
37 |
|
T15 |
14 |
auto[1] |
word_access |
26318494 |
1 |
|
|
T5 |
12300 |
|
T6 |
31236 |
|
T7 |
11112 |