Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 10351 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 8763 1 T1 19 T2 17 T13 17
len_5001_7500 13889 1 T1 18 T2 17 T13 17
len_2501_5000 9173 1 T1 18 T2 17 T13 17
len_1025_2500 5358 1 T1 11 T2 10 T13 10
len_769_1024 6226 1 T1 2 T2 2 T3 16
len_513_768 6631 1 T1 2 T2 2 T3 11
len_257_512 21018 1 T1 2 T2 2 T3 15
len_0_256 257778 1 T1 274 T2 290 T3 13
len_keccak_block_sizes[72] 726 1 T1 2 T2 2 T13 2
len_keccak_block_sizes[104] 619 1 T1 2 T2 2 T13 2
len_keccak_block_sizes[136] 527 1 T1 2 T2 2 T13 2
len_keccak_block_sizes[144] 420 1 T2 2 T13 2 T14 1
len_keccak_block_sizes[168] 318 1 T18 3 T39 3 T62 3
len_1 747 1 T1 2 T2 2 T13 2
len_0 1192 1 T1 2 T2 2 T13 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%