Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	101162664	1			T2	923		T11	19907		T12	269
all_pins[1]	101162664	1			T2	923		T11	19907		T12	269
all_pins[2]	101162664	1			T2	923		T11	19907		T12	269

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	302681522	1			T2	2692		T11	59537		T12	795
values[0x1]	806470	1			T2	77		T11	184		T12	12
transitions[0x0=>0x1]	804622	1			T2	77		T11	184		T12	12
transitions[0x1=>0x0]	804650	1			T2	77		T11	184		T12	12

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	100654045	1			T2	846		T11	19723		T12	257
all_pins[0]	values[0x1]	508619	1			T2	77		T11	184		T12	12
all_pins[0]	transitions[0x0=>0x1]	508602	1			T2	77		T11	184		T12	12
all_pins[0]	transitions[0x1=>0x0]	65	1			T22	5		T77	3		T28	4
all_pins[1]	values[0x0]	101162582	1			T2	923		T11	19907		T12	269
all_pins[1]	values[0x1]	82	1			T22	5		T77	3		T28	4
all_pins[1]	transitions[0x0=>0x1]	67	1			T22	5		T77	3		T28	4
all_pins[1]	transitions[0x1=>0x0]	297754	1			T16	533		T24	446		T43	623
all_pins[2]	values[0x0]	100864895	1			T2	923		T11	19907		T12	269
all_pins[2]	values[0x1]	297769	1			T16	533		T24	446		T43	623
all_pins[2]	transitions[0x0=>0x1]	295953	1			T16	533		T24	445		T43	623
all_pins[2]	transitions[0x1=>0x0]	506831	1			T2	77		T11	184		T12	12