Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 10351 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 9021 1 T1 8 T3 17 T13 19
len_5001_7500 14346 1 T1 22 T3 17 T13 18
len_2501_5000 9307 1 T1 4 T3 17 T13 18
len_1025_2500 5464 1 T1 3 T3 10 T13 11
len_769_1024 6031 1 T1 1 T3 2 T4 4
len_513_768 6255 1 T1 4 T3 2 T4 2
len_257_512 20896 1 T1 1 T3 2 T4 7
len_0_256 257231 1 T1 82 T3 290 T4 1
len_keccak_block_sizes[72] 723 1 T3 2 T13 2 T14 2
len_keccak_block_sizes[104] 623 1 T3 2 T13 2 T17 2
len_keccak_block_sizes[136] 517 1 T3 2 T13 2 T17 2
len_keccak_block_sizes[144] 419 1 T3 2 T17 2 T69 3
len_keccak_block_sizes[168] 317 1 T69 3 T193 3 T172 3
len_1 747 1 T3 2 T13 2 T14 2
len_0 1185 1 T1 3 T3 2 T13 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%