Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 10351 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 8987 1 T1 19 T3 30 T13 17
len_5001_7500 14295 1 T1 18 T3 30 T13 17
len_2501_5000 9204 1 T1 18 T3 30 T13 17
len_1025_2500 5419 1 T1 11 T3 16 T13 10
len_769_1024 6360 1 T1 2 T3 4 T12 13
len_513_768 6764 1 T1 2 T3 2 T12 18
len_257_512 21117 1 T1 2 T3 244 T12 17
len_0_256 258654 1 T1 274 T2 9 T3 1897
len_keccak_block_sizes[72] 728 1 T1 2 T3 3 T13 2
len_keccak_block_sizes[104] 627 1 T1 2 T3 3 T13 2
len_keccak_block_sizes[136] 522 1 T1 2 T3 3 T13 2
len_keccak_block_sizes[144] 424 1 T3 3 T13 2 T87 3
len_keccak_block_sizes[168] 316 1 T3 3 T21 1 T87 3
len_1 751 1 T1 2 T3 3 T13 2
len_0 1203 1 T1 2 T3 3 T13 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%