Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 10353 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 8827 1 T1 8 T2 38 T3 38
len_5001_7500 13633 1 T1 21 T2 36 T3 36
len_2501_5000 9087 1 T1 3 T2 36 T3 36
len_1025_2500 5353 1 T2 22 T3 22 T14 10
len_769_1024 6060 1 T1 3 T2 4 T3 4
len_513_768 6595 1 T1 5 T2 4 T3 4
len_257_512 21088 1 T1 4 T2 52 T3 52
len_0_256 257094 1 T1 16 T2 2017 T3 2017
len_keccak_block_sizes[72] 724 1 T2 3 T3 3 T17 3
len_keccak_block_sizes[104] 620 1 T2 3 T3 3 T17 3
len_keccak_block_sizes[136] 512 1 T2 3 T3 3 T17 3
len_keccak_block_sizes[144] 419 1 T2 3 T3 3 T17 3
len_keccak_block_sizes[168] 323 1 T2 3 T3 3 T17 3
len_1 759 1 T2 3 T3 3 T13 4
len_0 1181 1 T1 1 T2 3 T3 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%