Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 275 1 T124 4 T125 4 T126 7
all_values[1] 275 1 T124 4 T125 4 T126 7
all_values[2] 275 1 T124 4 T125 4 T126 7


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 441 1 T124 9 T125 9 T126 7
auto[1] 384 1 T124 3 T125 3 T126 14


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 374 1 T124 4 T125 6 T126 13
auto[1] 451 1 T124 8 T125 6 T126 8


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 496 1 T124 6 T125 7 T126 14
auto[1] 329 1 T124 6 T125 5 T126 7


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 66 1 T125 2 T126 1 T170 1
all_values[0] auto[0] auto[0] auto[1] 36 1 T124 1 T125 1 T170 1
all_values[0] auto[0] auto[1] auto[0] 44 1 T126 3 T170 1 T157 1
all_values[0] auto[0] auto[1] auto[1] 23 1 T160 2 T171 2 T172 1
all_values[0] auto[1] auto[0] auto[1] 57 1 T124 3 T125 1 T126 1
all_values[0] auto[1] auto[1] auto[1] 49 1 T126 2 T157 2 T173 3
all_values[1] auto[0] auto[0] auto[0] 74 1 T124 2 T125 1 T126 1
all_values[1] auto[0] auto[1] auto[0] 89 1 T125 1 T126 4 T170 1
all_values[1] auto[1] auto[0] auto[1] 56 1 T124 1 T125 1 T126 1
all_values[1] auto[1] auto[1] auto[1] 56 1 T124 1 T125 1 T126 1
all_values[2] auto[0] auto[0] auto[0] 65 1 T124 2 T125 2 T126 2
all_values[2] auto[0] auto[0] auto[1] 32 1 T170 1 T157 1 T173 2
all_values[2] auto[0] auto[1] auto[0] 36 1 T126 2 T170 1 T157 2
all_values[2] auto[0] auto[1] auto[1] 31 1 T124 1 T126 1 T157 1
all_values[2] auto[1] auto[0] auto[1] 55 1 T125 1 T126 1 T157 1
all_values[2] auto[1] auto[1] auto[1] 56 1 T124 1 T125 1 T126 1


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%