Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 287 1 T115 7 T116 7 T117 7
all_values[1] 287 1 T115 7 T116 7 T117 7
all_values[2] 287 1 T115 7 T116 7 T117 7


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 456 1 T115 11 T116 13 T117 10
auto[1] 405 1 T115 10 T116 8 T117 11


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 373 1 T115 9 T116 6 T117 8
auto[1] 488 1 T115 12 T116 15 T117 13


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 498 1 T115 12 T116 8 T117 11
auto[1] 363 1 T115 9 T116 13 T117 10


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 58 1 T115 2 T156 1 T157 1
all_values[0] auto[0] auto[0] auto[1] 28 1 T116 1 T117 1 T156 1
all_values[0] auto[0] auto[1] auto[0] 41 1 T115 2 T156 4 T158 1
all_values[0] auto[0] auto[1] auto[1] 28 1 T117 1 T157 2 T158 1
all_values[0] auto[1] auto[0] auto[1] 72 1 T116 5 T117 3 T156 1
all_values[0] auto[1] auto[1] auto[1] 60 1 T115 3 T116 1 T117 2
all_values[1] auto[0] auto[0] auto[0] 88 1 T115 4 T116 1 T117 4
all_values[1] auto[0] auto[1] auto[0] 91 1 T115 1 T116 2 T117 2
all_values[1] auto[1] auto[0] auto[1] 63 1 T115 1 T116 2 T156 1
all_values[1] auto[1] auto[1] auto[1] 45 1 T115 1 T116 2 T117 1
all_values[2] auto[0] auto[0] auto[0] 51 1 T116 3 T117 1 T156 1
all_values[2] auto[0] auto[0] auto[1] 32 1 T115 2 T156 2 T157 2
all_values[2] auto[0] auto[1] auto[0] 44 1 T117 1 T159 1 T142 4
all_values[2] auto[0] auto[1] auto[1] 37 1 T115 1 T116 1 T117 1
all_values[2] auto[1] auto[0] auto[1] 64 1 T115 2 T116 1 T117 1
all_values[2] auto[1] auto[1] auto[1] 59 1 T115 2 T116 2 T117 3


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%