Summary for Variable share
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| Automatically Generated Bins | 2 | 0 | 2 | 100.00 | 
Automatically Generated Bins for share
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | 9878645 | 1 |  |  | T1 | 9816 |  | T2 | 96 |  | T3 | 2730 | 
| auto[1] | 22098986 | 1 |  |  | T1 | 14356 |  | T2 | 450 |  | T3 | 19500 | 
Summary for Variable state_read_mask
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | 
| User Defined Bins | 4 | 0 | 4 | 100.00 | 
User Defined Bins for state_read_mask
Bins
| NAME | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| word_access | 31884256 | 1 |  |  | T1 | 24126 |  | T2 | 546 |  | T3 | 22230 | 
| triple_byte_access | 30976 | 1 |  |  | T1 | 17 |  | T12 | 17 |  | T13 | 27 | 
| halfword_access | 31368 | 1 |  |  | T1 | 15 |  | T12 | 28 |  | T13 | 11 | 
| byte_access | 31031 | 1 |  |  | T1 | 14 |  | T12 | 33 |  | T13 | 31 | 
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
| CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING | 
| Automatically Generated Cross Bins | 8 | 3 | 5 | 62.50 | 3 | 
Automatically Generated Cross Bins for state_mask_share_cross
Uncovered bins
| share | state_read_mask | COUNT | AT LEAST | NUMBER | STATUS | 
| [auto[1]] | [triple_byte_access , halfword_access , byte_access] | -- | -- | 3 |  | 
Covered bins
| share | state_read_mask | COUNT | AT LEAST | STATUS |  | TEST | COUNT |  | TEST | COUNT |  | TEST | COUNT | 
| auto[0] | word_access | 9785270 | 1 |  |  | T1 | 9770 |  | T2 | 96 |  | T3 | 2730 | 
| auto[0] | triple_byte_access | 30976 | 1 |  |  | T1 | 17 |  | T12 | 17 |  | T13 | 27 | 
| auto[0] | halfword_access | 31368 | 1 |  |  | T1 | 15 |  | T12 | 28 |  | T13 | 11 | 
| auto[0] | byte_access | 31031 | 1 |  |  | T1 | 14 |  | T12 | 33 |  | T13 | 31 | 
| auto[1] | word_access | 22098986 | 1 |  |  | T1 | 14356 |  | T2 | 450 |  | T3 | 19500 |