Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::msg_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::msg_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 15 0 15 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::msg_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
msg_len 15 0 15 100.00 100 1 1 0


Summary for Variable msg_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 15 0 15 100.00


User Defined Bins for msg_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 415 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_7501_10000 2622 1 T1 25 T3 2 T40 1
len_5001_7500 6030 1 T1 57 T3 7 T40 1
len_2501_5000 1425 1 T1 17 T3 2 T36 2
len_1025_2500 846 1 T1 5 T3 1 T40 2
len_769_1024 5404 1 T1 3 T2 5 T13 10
len_513_768 5790 1 T2 7 T3 1 T13 15
len_257_512 6122 1 T1 3 T2 3 T13 11
len_0_256 17604 1 T1 15 T2 6 T3 3
len_keccak_block_sizes[72] 33 1 T13 2 T14 1 T162 1
len_keccak_block_sizes[104] 29 1 T23 1 T163 2 T164 1
len_keccak_block_sizes[136] 24 1 T17 2 T26 1 T65 1
len_keccak_block_sizes[144] 29 1 T165 1 T163 1 T166 1
len_keccak_block_sizes[168] 20 1 T141 1 T69 1 T167 1
len_1 75 1 T22 1 T92 1 T26 1
len_0 481 1 T1 5 T3 1 T18 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%