Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 281 1 T112 7 T113 7 T114 7
all_values[1] 281 1 T112 7 T113 7 T114 7
all_values[2] 281 1 T112 7 T113 7 T114 7


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 443 1 T112 10 T113 8 T114 11
auto[1] 400 1 T112 11 T113 13 T114 10


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 393 1 T112 9 T113 16 T114 12
auto[1] 450 1 T112 12 T113 5 T114 9


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 504 1 T112 12 T113 17 T114 15
auto[1] 339 1 T112 9 T113 4 T114 6


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 66 1 T112 3 T113 2 T114 6
all_values[0] auto[0] auto[0] auto[1] 29 1 T112 1 T113 1 T159 2
all_values[0] auto[0] auto[1] auto[0] 57 1 T112 2 T113 2 T148 2
all_values[0] auto[0] auto[1] auto[1] 28 1 T149 1 T159 1 T160 1
all_values[0] auto[1] auto[0] auto[1] 58 1 T112 1 T148 1 T161 1
all_values[0] auto[1] auto[1] auto[1] 43 1 T113 2 T114 1 T148 3
all_values[1] auto[0] auto[0] auto[0] 71 1 T112 1 T148 2 T162 1
all_values[1] auto[0] auto[1] auto[0] 84 1 T112 2 T113 5 T114 3
all_values[1] auto[1] auto[0] auto[1] 58 1 T112 2 T148 1 T162 2
all_values[1] auto[1] auto[1] auto[1] 68 1 T112 2 T113 2 T114 4
all_values[2] auto[0] auto[0] auto[0] 71 1 T113 5 T114 3 T148 2
all_values[2] auto[0] auto[0] auto[1] 21 1 T114 1 T148 1 T161 1
all_values[2] auto[0] auto[1] auto[0] 44 1 T112 1 T113 2 T148 2
all_values[2] auto[0] auto[1] auto[1] 33 1 T112 2 T114 2 T162 3
all_values[2] auto[1] auto[0] auto[1] 69 1 T112 2 T114 1 T148 1
all_values[2] auto[1] auto[1] auto[1] 43 1 T112 2 T148 1 T162 1


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%