Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_17/kmac_unmasked-sim-vcs/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	16414004	1			T1	12		T2	69		T3	68
all_pins[1]	16414004	1			T1	12		T2	69		T3	68
all_pins[2]	16414004	1			T1	12		T2	69		T3	68

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	48865395	1			T1	36		T2	206		T3	200
values[0x1]	376617	1			T2	1		T3	4		T4	5
transitions[0x0=>0x1]	374798	1			T2	1		T3	4		T4	5
transitions[0x1=>0x0]	374813	1			T2	1		T3	4		T4	5

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	16339331	1			T1	12		T2	68		T3	64
all_pins[0]	values[0x1]	74673	1			T2	1		T3	4		T4	5
all_pins[0]	transitions[0x0=>0x1]	74667	1			T2	1		T3	4		T4	5
all_pins[0]	transitions[0x1=>0x0]	48	1			T52	3		T177	2		T178	3
all_pins[1]	values[0x0]	16413950	1			T1	12		T2	69		T3	68
all_pins[1]	values[0x1]	54	1			T52	3		T177	2		T178	3
all_pins[1]	transitions[0x0=>0x1]	48	1			T52	3		T177	2		T178	3
all_pins[1]	transitions[0x1=>0x0]	301884	1			T37	5900		T38	2602		T54	167
all_pins[2]	values[0x0]	16112114	1			T1	12		T2	69		T3	68
all_pins[2]	values[0x1]	301890	1			T37	5900		T38	2602		T54	167
all_pins[2]	transitions[0x0=>0x1]	300083	1			T37	5861		T38	2585		T54	166
all_pins[2]	transitions[0x1=>0x0]	72881	1			T2	1		T3	4		T4	5