Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	18899930	1			T1	90		T2	71		T4	1
all_pins[1]	18899930	1			T1	90		T2	71		T4	1
all_pins[2]	18899930	1			T1	90		T2	71		T4	1

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	56321322	1			T1	269		T2	209		T4	3
values[0x1]	378468	1			T1	1		T2	4		T14	4
transitions[0x0=>0x1]	376581	1			T1	1		T2	4		T14	4
transitions[0x1=>0x0]	376600	1			T1	1		T2	4		T14	4

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	18830200	1			T1	89		T2	67		T4	1
all_pins[0]	values[0x1]	69730	1			T1	1		T2	4		T14	4
all_pins[0]	transitions[0x0=>0x1]	69719	1			T1	1		T2	4		T14	4
all_pins[0]	transitions[0x1=>0x0]	65	1			T47	9		T167	2		T168	3
all_pins[1]	values[0x0]	18899854	1			T1	90		T2	71		T4	1
all_pins[1]	values[0x1]	76	1			T47	9		T167	2		T168	3
all_pins[1]	transitions[0x0=>0x1]	61	1			T47	9		T167	2		T168	3
all_pins[1]	transitions[0x1=>0x0]	308647	1			T21	2208		T25	464		T23	57
all_pins[2]	values[0x0]	18591268	1			T1	90		T2	71		T4	1
all_pins[2]	values[0x1]	308662	1			T21	2208		T25	464		T23	57
all_pins[2]	transitions[0x0=>0x1]	306801	1			T21	2194		T25	464		T23	57
all_pins[2]	transitions[0x1=>0x0]	67888	1			T1	1		T2	4		T14	4