Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_14/kmac_unmasked-sim-vcs/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 257 1 T124 7 T131 7 T160 4
all_values[1] 257 1 T124 7 T131 7 T160 4
all_values[2] 257 1 T124 7 T131 7 T160 4


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 414 1 T124 9 T131 15 T160 3
auto[1] 357 1 T124 12 T131 6 T160 9


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 380 1 T124 11 T131 8 T160 6
auto[1] 391 1 T124 10 T131 13 T160 6


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 473 1 T124 13 T131 10 T160 6
auto[1] 298 1 T124 8 T131 11 T160 6


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 67 1 T131 3 T160 2 T155 1
all_values[0] auto[0] auto[0] auto[1] 22 1 T131 1 T161 1 T162 1
all_values[0] auto[0] auto[1] auto[0] 50 1 T160 1 T155 2 T163 3
all_values[0] auto[0] auto[1] auto[1] 22 1 T124 2 T163 2 T164 1
all_values[0] auto[1] auto[0] auto[1] 55 1 T124 1 T131 3 T165 1
all_values[0] auto[1] auto[1] auto[1] 41 1 T124 4 T160 1 T155 1
all_values[1] auto[0] auto[0] auto[0] 85 1 T124 2 T131 2 T163 1
all_values[1] auto[0] auto[1] auto[0] 80 1 T124 2 T131 1 T160 1
all_values[1] auto[1] auto[0] auto[1] 43 1 T124 1 T131 3 T160 1
all_values[1] auto[1] auto[1] auto[1] 49 1 T124 2 T131 1 T160 2
all_values[2] auto[0] auto[0] auto[0] 50 1 T124 5 T131 1 T155 1
all_values[2] auto[0] auto[0] auto[1] 29 1 T131 1 T163 1 T162 1
all_values[2] auto[0] auto[1] auto[0] 48 1 T124 2 T131 1 T160 2
all_values[2] auto[0] auto[1] auto[1] 20 1 T163 2 T166 1 T167 1
all_values[2] auto[1] auto[0] auto[1] 63 1 T131 1 T155 3 T163 1
all_values[2] auto[1] auto[1] auto[1] 47 1 T131 3 T160 2 T163 1


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%